radeon_kms.c 28.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
28
#include <drm/drmP.h>
29
#include "radeon.h"
30
#include <drm/radeon_drm.h>
31
#include "radeon_asic.h"
32

33
#include <linux/vga_switcheroo.h>
34
#include <linux/slab.h>
35
#include <linux/pm_runtime.h>
36

37 38
#include "radeon_kfd.h"

39
#if defined(CONFIG_VGA_SWITCHEROO)
40
bool radeon_has_atpx(void);
41
#else
42
static inline bool radeon_has_atpx(void) { return false; }
43 44
#endif

A
Alex Deucher 已提交
45 46 47 48 49 50 51 52 53 54 55
/**
 * radeon_driver_unload_kms - Main unload function for KMS.
 *
 * @dev: drm dev pointer
 *
 * This is the main unload function for KMS (all asics).
 * It calls radeon_modeset_fini() to tear down the
 * displays, and radeon_device_fini() to tear down
 * the rest of the device (CP, writeback, etc.).
 * Returns 0 on success.
 */
56 57 58 59 60 61
int radeon_driver_unload_kms(struct drm_device *dev)
{
	struct radeon_device *rdev = dev->dev_private;

	if (rdev == NULL)
		return 0;
62

63 64
	if (rdev->rmmio == NULL)
		goto done_free;
65

66 67
	if (radeon_is_px(dev)) {
		pm_runtime_get_sync(dev->dev);
68
		pm_runtime_forbid(dev->dev);
69
	}
70

71 72
	radeon_kfd_device_fini(rdev);

73
	radeon_acpi_fini(rdev);
74
	
75 76
	radeon_modeset_fini(rdev);
	radeon_device_fini(rdev);
77 78

done_free:
79 80 81 82
	kfree(rdev);
	dev->dev_private = NULL;
	return 0;
}
83

A
Alex Deucher 已提交
84 85 86 87 88 89 90 91 92 93 94 95 96
/**
 * radeon_driver_load_kms - Main load function for KMS.
 *
 * @dev: drm dev pointer
 * @flags: device flags
 *
 * This is the main load function for KMS (all asics).
 * It calls radeon_device_init() to set up the non-display
 * parts of the chip (asic init, CP, writeback, etc.), and
 * radeon_modeset_init() to set up the display parts
 * (crtcs, encoders, hotplug detect, etc.).
 * Returns 0 on success, error on failure.
 */
97 98 99
int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags)
{
	struct radeon_device *rdev;
100
	int r, acpi_status;
101 102 103 104 105 106 107 108

	rdev = kzalloc(sizeof(struct radeon_device), GFP_KERNEL);
	if (rdev == NULL) {
		return -ENOMEM;
	}
	dev->dev_private = (void *)rdev;

	/* update BUS flag */
109
	if (drm_pci_device_is_agp(dev)) {
110
		flags |= RADEON_IS_AGP;
J
Jon Mason 已提交
111
	} else if (pci_is_pcie(dev->pdev)) {
112 113 114 115 116
		flags |= RADEON_IS_PCIE;
	} else {
		flags |= RADEON_IS_PCI;
	}

117 118 119
	if ((radeon_runtime_pm != 0) &&
	    radeon_has_atpx() &&
	    ((flags & RADEON_IS_IGP) == 0))
120 121
		flags |= RADEON_IS_PX;

122 123 124 125 126 127
	/* radeon_device_init should report only fatal error
	 * like memory allocation failure or iomapping failure,
	 * or memory manager initialization failure, it must
	 * properly initialize the GPU MC controller and permit
	 * VRAM allocation
	 */
128 129
	r = radeon_device_init(rdev, dev, dev->pdev, flags);
	if (r) {
130 131
		dev_err(&dev->pdev->dev, "Fatal error during GPU init\n");
		goto out;
132
	}
133

134 135 136 137 138
	/* Again modeset_init should fail only on fatal error
	 * otherwise it should provide enough functionalities
	 * for shadowfb to run
	 */
	r = radeon_modeset_init(rdev);
139 140
	if (r)
		dev_err(&dev->pdev->dev, "Fatal error during modeset init\n");
141 142 143 144 145 146 147 148 149 150 151

	/* Call ACPI methods: require modeset init
	 * but failure is not fatal
	 */
	if (!r) {
		acpi_status = radeon_acpi_init(rdev);
		if (acpi_status)
		dev_dbg(&dev->pdev->dev,
				"Error during ACPI methods call\n");
	}

152 153 154
	radeon_kfd_device_probe(rdev);
	radeon_kfd_device_init(rdev);

155
	if (radeon_is_px(dev)) {
156 157 158 159 160 161 162 163
		pm_runtime_use_autosuspend(dev->dev);
		pm_runtime_set_autosuspend_delay(dev->dev, 5000);
		pm_runtime_set_active(dev->dev);
		pm_runtime_allow(dev->dev);
		pm_runtime_mark_last_busy(dev->dev);
		pm_runtime_put_autosuspend(dev->dev);
	}

164 165 166
out:
	if (r)
		radeon_driver_unload_kms(dev);
167 168


169
	return r;
170 171
}

A
Alex Deucher 已提交
172 173 174 175 176 177 178 179 180 181
/**
 * radeon_set_filp_rights - Set filp right.
 *
 * @dev: drm dev pointer
 * @owner: drm file
 * @applier: drm file
 * @value: value
 *
 * Sets the filp rights for the device (all asics).
 */
182 183 184 185 186
static void radeon_set_filp_rights(struct drm_device *dev,
				   struct drm_file **owner,
				   struct drm_file *applier,
				   uint32_t *value)
{
187 188 189
	struct radeon_device *rdev = dev->dev_private;

	mutex_lock(&rdev->gem.mutex);
190 191 192 193 194 195 196 197 198 199
	if (*value == 1) {
		/* wants rights */
		if (!*owner)
			*owner = applier;
	} else if (*value == 0) {
		/* revokes rights */
		if (*owner == applier)
			*owner = NULL;
	}
	*value = *owner == applier ? 1 : 0;
200
	mutex_unlock(&rdev->gem.mutex);
201
}
202 203

/*
204
 * Userspace get information ioctl
205
 */
A
Alex Deucher 已提交
206 207 208 209 210 211 212 213 214 215 216 217
/**
 * radeon_info_ioctl - answer a device specific request.
 *
 * @rdev: radeon device pointer
 * @data: request object
 * @filp: drm filp
 *
 * This function is used to pass device specific parameters to the userspace
 * drivers.  Examples include: pci device id, pipeline parms, tiling params,
 * etc. (all asics).
 * Returns 0 on success, -EINVAL on failure.
 */
218
static int radeon_info_ioctl(struct drm_device *dev, void *data, struct drm_file *filp)
219 220
{
	struct radeon_device *rdev = dev->dev_private;
221
	struct drm_radeon_info *info = data;
222
	struct radeon_mode_info *minfo = &rdev->mode_info;
223 224
	uint32_t *value, value_tmp, *value_ptr, value_size;
	uint64_t value64;
225 226
	struct drm_crtc *crtc;
	int i, found;
227 228

	value_ptr = (uint32_t *)((unsigned long)info->value);
229 230
	value = &value_tmp;
	value_size = sizeof(uint32_t);
231

232 233
	switch (info->request) {
	case RADEON_INFO_DEVICE_ID:
234
		*value = dev->pdev->device;
235 236
		break;
	case RADEON_INFO_NUM_GB_PIPES:
237
		*value = rdev->num_gb_pipes;
238
		break;
239
	case RADEON_INFO_NUM_Z_PIPES:
240
		*value = rdev->num_z_pipes;
241
		break;
242
	case RADEON_INFO_ACCEL_WORKING:
243 244
		/* xf86-video-ati 6.13.0 relies on this being false for evergreen */
		if ((rdev->family >= CHIP_CEDAR) && (rdev->family <= CHIP_HEMLOCK))
245
			*value = false;
246
		else
247
			*value = rdev->accel_working;
248
		break;
249
	case RADEON_INFO_CRTC_FROM_ID:
D
Daniel Vetter 已提交
250
		if (copy_from_user(value, value_ptr, sizeof(uint32_t))) {
251 252 253
			DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__);
			return -EFAULT;
		}
254 255
		for (i = 0, found = 0; i < rdev->num_crtc; i++) {
			crtc = (struct drm_crtc *)minfo->crtcs[i];
256
			if (crtc && crtc->base.id == *value) {
257
				struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
258
				*value = radeon_crtc->crtc_id;
259 260 261 262 263
				found = 1;
				break;
			}
		}
		if (!found) {
264
			DRM_DEBUG_KMS("unknown crtc id %d\n", *value);
265 266 267
			return -EINVAL;
		}
		break;
268
	case RADEON_INFO_ACCEL_WORKING2:
269
		if (rdev->family == CHIP_HAWAII) {
270 271 272 273 274 275
			if (rdev->accel_working) {
				if (rdev->new_fw)
					*value = 3;
				else
					*value = 2;
			} else {
276
				*value = 0;
277
			}
278 279 280
		} else {
			*value = rdev->accel_working;
		}
281
		break;
282
	case RADEON_INFO_TILING_CONFIG:
283 284 285
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.tile_config;
		else if (rdev->family >= CHIP_TAHITI)
286
			*value = rdev->config.si.tile_config;
287
		else if (rdev->family >= CHIP_CAYMAN)
288
			*value = rdev->config.cayman.tile_config;
289
		else if (rdev->family >= CHIP_CEDAR)
290
			*value = rdev->config.evergreen.tile_config;
291
		else if (rdev->family >= CHIP_RV770)
292
			*value = rdev->config.rv770.tile_config;
293
		else if (rdev->family >= CHIP_R600)
294
			*value = rdev->config.r600.tile_config;
295
		else {
296
			DRM_DEBUG_KMS("tiling config is r6xx+ only!\n");
297 298
			return -EINVAL;
		}
299
		break;
300
	case RADEON_INFO_WANT_HYPERZ:
301 302 303 304 305 306
		/* The "value" here is both an input and output parameter.
		 * If the input value is 1, filp requests hyper-z access.
		 * If the input value is 0, filp revokes its hyper-z access.
		 *
		 * When returning, the value is 1 if filp owns hyper-z access,
		 * 0 otherwise. */
D
Daniel Vetter 已提交
307
		if (copy_from_user(value, value_ptr, sizeof(uint32_t))) {
308 309 310 311 312
			DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__);
			return -EFAULT;
		}
		if (*value >= 2) {
			DRM_DEBUG_KMS("WANT_HYPERZ: invalid value %d\n", *value);
313 314
			return -EINVAL;
		}
315
		radeon_set_filp_rights(dev, &rdev->hyperz_filp, filp, value);
316 317 318
		break;
	case RADEON_INFO_WANT_CMASK:
		/* The same logic as Hyper-Z. */
D
Daniel Vetter 已提交
319
		if (copy_from_user(value, value_ptr, sizeof(uint32_t))) {
320 321 322 323 324
			DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__);
			return -EFAULT;
		}
		if (*value >= 2) {
			DRM_DEBUG_KMS("WANT_CMASK: invalid value %d\n", *value);
325
			return -EINVAL;
326
		}
327
		radeon_set_filp_rights(dev, &rdev->cmask_filp, filp, value);
328
		break;
329 330
	case RADEON_INFO_CLOCK_CRYSTAL_FREQ:
		/* return clock value in KHz */
331
		if (rdev->asic->get_xclk)
332
			*value = radeon_get_xclk(rdev) * 10;
333
		else
334
			*value = rdev->clock.spll.reference_freq * 10;
335
		break;
336
	case RADEON_INFO_NUM_BACKENDS:
337 338 339 340
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.max_backends_per_se *
				rdev->config.cik.max_shader_engines;
		else if (rdev->family >= CHIP_TAHITI)
341
			*value = rdev->config.si.max_backends_per_se *
342 343
				rdev->config.si.max_shader_engines;
		else if (rdev->family >= CHIP_CAYMAN)
344
			*value = rdev->config.cayman.max_backends_per_se *
345 346
				rdev->config.cayman.max_shader_engines;
		else if (rdev->family >= CHIP_CEDAR)
347
			*value = rdev->config.evergreen.max_backends;
348
		else if (rdev->family >= CHIP_RV770)
349
			*value = rdev->config.rv770.max_backends;
350
		else if (rdev->family >= CHIP_R600)
351
			*value = rdev->config.r600.max_backends;
352 353 354 355
		else {
			return -EINVAL;
		}
		break;
356
	case RADEON_INFO_NUM_TILE_PIPES:
357 358 359
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.max_tile_pipes;
		else if (rdev->family >= CHIP_TAHITI)
360
			*value = rdev->config.si.max_tile_pipes;
361
		else if (rdev->family >= CHIP_CAYMAN)
362
			*value = rdev->config.cayman.max_tile_pipes;
363
		else if (rdev->family >= CHIP_CEDAR)
364
			*value = rdev->config.evergreen.max_tile_pipes;
365
		else if (rdev->family >= CHIP_RV770)
366
			*value = rdev->config.rv770.max_tile_pipes;
367
		else if (rdev->family >= CHIP_R600)
368
			*value = rdev->config.r600.max_tile_pipes;
369 370 371 372
		else {
			return -EINVAL;
		}
		break;
373
	case RADEON_INFO_FUSION_GART_WORKING:
374
		*value = 1;
375
		break;
376
	case RADEON_INFO_BACKEND_MAP:
377
		if (rdev->family >= CHIP_BONAIRE)
378
			*value = rdev->config.cik.backend_map;
379
		else if (rdev->family >= CHIP_TAHITI)
380
			*value = rdev->config.si.backend_map;
381
		else if (rdev->family >= CHIP_CAYMAN)
382
			*value = rdev->config.cayman.backend_map;
383
		else if (rdev->family >= CHIP_CEDAR)
384
			*value = rdev->config.evergreen.backend_map;
385
		else if (rdev->family >= CHIP_RV770)
386
			*value = rdev->config.rv770.backend_map;
387
		else if (rdev->family >= CHIP_R600)
388
			*value = rdev->config.r600.backend_map;
389 390 391 392
		else {
			return -EINVAL;
		}
		break;
393 394 395 396
	case RADEON_INFO_VA_START:
		/* this is where we report if vm is supported or not */
		if (rdev->family < CHIP_CAYMAN)
			return -EINVAL;
397
		*value = RADEON_VA_RESERVED_SIZE;
398 399 400 401 402
		break;
	case RADEON_INFO_IB_VM_MAX_SIZE:
		/* this is where we report if vm is supported or not */
		if (rdev->family < CHIP_CAYMAN)
			return -EINVAL;
403
		*value = RADEON_IB_VM_MAX_SIZE;
404
		break;
405
	case RADEON_INFO_MAX_PIPES:
406 407 408
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.max_cu_per_sh;
		else if (rdev->family >= CHIP_TAHITI)
409
			*value = rdev->config.si.max_cu_per_sh;
410
		else if (rdev->family >= CHIP_CAYMAN)
411
			*value = rdev->config.cayman.max_pipes_per_simd;
412
		else if (rdev->family >= CHIP_CEDAR)
413
			*value = rdev->config.evergreen.max_pipes;
414
		else if (rdev->family >= CHIP_RV770)
415
			*value = rdev->config.rv770.max_pipes;
416
		else if (rdev->family >= CHIP_R600)
417
			*value = rdev->config.r600.max_pipes;
418 419 420 421
		else {
			return -EINVAL;
		}
		break;
422 423 424 425 426 427 428 429 430
	case RADEON_INFO_TIMESTAMP:
		if (rdev->family < CHIP_R600) {
			DRM_DEBUG_KMS("timestamp is r6xx+ only!\n");
			return -EINVAL;
		}
		value = (uint32_t*)&value64;
		value_size = sizeof(uint64_t);
		value64 = radeon_get_gpu_clock_counter(rdev);
		break;
431
	case RADEON_INFO_MAX_SE:
432 433 434
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.max_shader_engines;
		else if (rdev->family >= CHIP_TAHITI)
435
			*value = rdev->config.si.max_shader_engines;
436
		else if (rdev->family >= CHIP_CAYMAN)
437
			*value = rdev->config.cayman.max_shader_engines;
438
		else if (rdev->family >= CHIP_CEDAR)
439
			*value = rdev->config.evergreen.num_ses;
440
		else
441
			*value = 1;
442 443
		break;
	case RADEON_INFO_MAX_SH_PER_SE:
444 445 446
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.max_sh_per_se;
		else if (rdev->family >= CHIP_TAHITI)
447
			*value = rdev->config.si.max_sh_per_se;
448 449 450
		else
			return -EINVAL;
		break;
451
	case RADEON_INFO_FASTFB_WORKING:
452
		*value = rdev->fastfb_working;
453
		break;
454
	case RADEON_INFO_RING_WORKING:
D
Daniel Vetter 已提交
455
		if (copy_from_user(value, value_ptr, sizeof(uint32_t))) {
456 457 458 459
			DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__);
			return -EFAULT;
		}
		switch (*value) {
460 461
		case RADEON_CS_RING_GFX:
		case RADEON_CS_RING_COMPUTE:
462
			*value = rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready;
463 464
			break;
		case RADEON_CS_RING_DMA:
465 466
			*value = rdev->ring[R600_RING_TYPE_DMA_INDEX].ready;
			*value |= rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready;
467 468
			break;
		case RADEON_CS_RING_UVD:
469
			*value = rdev->ring[R600_RING_TYPE_UVD_INDEX].ready;
470
			break;
471 472 473
		case RADEON_CS_RING_VCE:
			*value = rdev->ring[TN_RING_TYPE_VCE1_INDEX].ready;
			break;
474 475 476 477
		default:
			return -EINVAL;
		}
		break;
478
	case RADEON_INFO_SI_TILE_MODE_ARRAY:
479
		if (rdev->family >= CHIP_BONAIRE) {
480 481 482 483 484 485 486
			value = rdev->config.cik.tile_mode_array;
			value_size = sizeof(uint32_t)*32;
		} else if (rdev->family >= CHIP_TAHITI) {
			value = rdev->config.si.tile_mode_array;
			value_size = sizeof(uint32_t)*32;
		} else {
			DRM_DEBUG_KMS("tile mode array is si+ only!\n");
487 488
			return -EINVAL;
		}
489
		break;
490 491 492 493 494 495 496 497 498
	case RADEON_INFO_CIK_MACROTILE_MODE_ARRAY:
		if (rdev->family >= CHIP_BONAIRE) {
			value = rdev->config.cik.macrotile_mode_array;
			value_size = sizeof(uint32_t)*16;
		} else {
			DRM_DEBUG_KMS("macrotile mode array is cik+ only!\n");
			return -EINVAL;
		}
		break;
499 500 501
	case RADEON_INFO_SI_CP_DMA_COMPUTE:
		*value = 1;
		break;
502 503 504 505 506 507 508 509 510
	case RADEON_INFO_SI_BACKEND_ENABLED_MASK:
		if (rdev->family >= CHIP_BONAIRE) {
			*value = rdev->config.cik.backend_enable_mask;
		} else if (rdev->family >= CHIP_TAHITI) {
			*value = rdev->config.si.backend_enable_mask;
		} else {
			DRM_DEBUG_KMS("BACKEND_ENABLED_MASK is si+ only!\n");
		}
		break;
511 512 513 514 515 516 517
	case RADEON_INFO_MAX_SCLK:
		if ((rdev->pm.pm_method == PM_METHOD_DPM) &&
		    rdev->pm.dpm_enabled)
			*value = rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk * 10;
		else
			*value = rdev->pm.default_sclk * 10;
		break;
518 519 520 521 522 523
	case RADEON_INFO_VCE_FW_VERSION:
		*value = rdev->vce.fw_version;
		break;
	case RADEON_INFO_VCE_FB_VERSION:
		*value = rdev->vce.fb_version;
		break;
524 525 526 527 528 529 530 531 532 533 534 535 536 537 538
	case RADEON_INFO_NUM_BYTES_MOVED:
		value = (uint32_t*)&value64;
		value_size = sizeof(uint64_t);
		value64 = atomic64_read(&rdev->num_bytes_moved);
		break;
	case RADEON_INFO_VRAM_USAGE:
		value = (uint32_t*)&value64;
		value_size = sizeof(uint64_t);
		value64 = atomic64_read(&rdev->vram_usage);
		break;
	case RADEON_INFO_GTT_USAGE:
		value = (uint32_t*)&value64;
		value_size = sizeof(uint64_t);
		value64 = atomic64_read(&rdev->gtt_usage);
		break;
539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554
	case RADEON_INFO_ACTIVE_CU_COUNT:
		if (rdev->family >= CHIP_BONAIRE)
			*value = rdev->config.cik.active_cus;
		else if (rdev->family >= CHIP_TAHITI)
			*value = rdev->config.si.active_cus;
		else if (rdev->family >= CHIP_CAYMAN)
			*value = rdev->config.cayman.active_simds;
		else if (rdev->family >= CHIP_CEDAR)
			*value = rdev->config.evergreen.active_simds;
		else if (rdev->family >= CHIP_RV770)
			*value = rdev->config.rv770.active_simds;
		else if (rdev->family >= CHIP_R600)
			*value = rdev->config.r600.active_simds;
		else
			*value = 1;
		break;
555 556 557 558 559 560 561
	case RADEON_INFO_CURRENT_GPU_TEMP:
		/* get temperature in millidegrees C */
		if (rdev->asic->pm.get_temperature)
			*value = radeon_get_temperature(rdev);
		else
			*value = 0;
		break;
562 563 564 565 566 567 568 569 570 571 572 573 574 575
	case RADEON_INFO_CURRENT_GPU_SCLK:
		/* get sclk in Mhz */
		if (rdev->pm.dpm_enabled)
			*value = radeon_dpm_get_current_sclk(rdev) / 100;
		else
			*value = rdev->pm.current_sclk / 100;
		break;
	case RADEON_INFO_CURRENT_GPU_MCLK:
		/* get mclk in Mhz */
		if (rdev->pm.dpm_enabled)
			*value = radeon_dpm_get_current_mclk(rdev) / 100;
		else
			*value = rdev->pm.current_mclk / 100;
		break;
576 577 578 579 580 581 582 583
	case RADEON_INFO_READ_REG:
		if (copy_from_user(value, value_ptr, sizeof(uint32_t))) {
			DRM_ERROR("copy_from_user %s:%u\n", __func__, __LINE__);
			return -EFAULT;
		}
		if (radeon_get_allowed_info_register(rdev, *value, value))
			return -EINVAL;
		break;
584 585 586
	case RADEON_INFO_VA_UNMAP_WORKING:
		*value = true;
		break;
587 588 589
	case RADEON_INFO_GPU_RESET_COUNTER:
		*value = atomic_read(&rdev->gpu_reset_counter);
		break;
590
	default:
591
		DRM_DEBUG_KMS("Invalid request %d\n", info->request);
592 593
		return -EINVAL;
	}
D
Daniel Vetter 已提交
594
	if (copy_to_user(value_ptr, (char*)value, value_size)) {
595
		DRM_ERROR("copy_to_user %s:%u\n", __func__, __LINE__);
596 597 598 599 600 601 602 603 604
		return -EFAULT;
	}
	return 0;
}


/*
 * Outdated mess for old drm with Xorg being in charge (void function now).
 */
A
Alex Deucher 已提交
605
/**
606
 * radeon_driver_lastclose_kms - drm callback for last close
A
Alex Deucher 已提交
607 608 609
 *
 * @dev: drm dev pointer
 *
610
 * Switch vga_switcheroo state after last close (all asics).
A
Alex Deucher 已提交
611
 */
612 613
void radeon_driver_lastclose_kms(struct drm_device *dev)
{
614 615 616
	struct radeon_device *rdev = dev->dev_private;

	radeon_fbdev_restore_mode(rdev);
617
	vga_switcheroo_process_delayed_switch();
618 619
}

A
Alex Deucher 已提交
620 621 622 623 624 625 626 627 628
/**
 * radeon_driver_open_kms - drm callback for open
 *
 * @dev: drm dev pointer
 * @file_priv: drm file
 *
 * On device open, init vm on cayman+ (all asics).
 * Returns 0 on success, error on failure.
 */
629 630
int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv)
{
631
	struct radeon_device *rdev = dev->dev_private;
632
	int r;
633 634 635

	file_priv->driver_priv = NULL;

636 637 638 639
	r = pm_runtime_get_sync(dev->dev);
	if (r < 0)
		return r;

640 641 642
	/* new gpu have virtual address space support */
	if (rdev->family >= CHIP_CAYMAN) {
		struct radeon_fpriv *fpriv;
643
		struct radeon_vm *vm;
644 645 646

		fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
		if (unlikely(!fpriv)) {
647 648
			r = -ENOMEM;
			goto out_suspend;
649 650
		}

651
		if (rdev->accel_working) {
652 653 654 655
			vm = &fpriv->vm;
			r = radeon_vm_init(rdev, vm);
			if (r) {
				kfree(fpriv);
656
				goto out_suspend;
657 658
			}

659 660
			r = radeon_bo_reserve(rdev->ring_tmp_bo.bo, false);
			if (r) {
661
				radeon_vm_fini(rdev, vm);
662
				kfree(fpriv);
663
				goto out_suspend;
664
			}
665

666 667
			/* map the ib pool buffer read only into
			 * virtual address space */
668 669 670 671
			vm->ib_bo_va = radeon_vm_bo_add(rdev, vm,
							rdev->ring_tmp_bo.bo);
			r = radeon_vm_bo_set_addr(rdev, vm->ib_bo_va,
						  RADEON_VA_IB_OFFSET,
672 673 674
						  RADEON_VM_PAGE_READABLE |
						  RADEON_VM_PAGE_SNOOPED);
			if (r) {
675
				radeon_vm_fini(rdev, vm);
676
				kfree(fpriv);
677
				goto out_suspend;
678
			}
679 680 681
		}
		file_priv->driver_priv = fpriv;
	}
682

683
out_suspend:
684 685
	pm_runtime_mark_last_busy(dev->dev);
	pm_runtime_put_autosuspend(dev->dev);
686
	return r;
687 688
}

A
Alex Deucher 已提交
689 690 691 692 693 694 695 696
/**
 * radeon_driver_postclose_kms - drm callback for post close
 *
 * @dev: drm dev pointer
 * @file_priv: drm file
 *
 * On device post close, tear down vm on cayman+ (all asics).
 */
697 698 699
void radeon_driver_postclose_kms(struct drm_device *dev,
				 struct drm_file *file_priv)
{
700 701 702 703 704
	struct radeon_device *rdev = dev->dev_private;

	/* new gpu have virtual address space support */
	if (rdev->family >= CHIP_CAYMAN && file_priv->driver_priv) {
		struct radeon_fpriv *fpriv = file_priv->driver_priv;
705
		struct radeon_vm *vm = &fpriv->vm;
706 707
		int r;

708 709 710
		if (rdev->accel_working) {
			r = radeon_bo_reserve(rdev->ring_tmp_bo.bo, false);
			if (!r) {
711 712
				if (vm->ib_bo_va)
					radeon_vm_bo_rmv(rdev, vm->ib_bo_va);
713 714
				radeon_bo_unreserve(rdev->ring_tmp_bo.bo);
			}
715
			radeon_vm_fini(rdev, vm);
716
		}
717 718 719 720

		kfree(fpriv);
		file_priv->driver_priv = NULL;
	}
721 722
}

A
Alex Deucher 已提交
723 724 725 726 727 728 729 730 731
/**
 * radeon_driver_preclose_kms - drm callback for pre close
 *
 * @dev: drm dev pointer
 * @file_priv: drm file
 *
 * On device pre close, tear down hyperz and cmask filps on r1xx-r5xx
 * (all asics).
 */
732 733 734
void radeon_driver_preclose_kms(struct drm_device *dev,
				struct drm_file *file_priv)
{
735
	struct radeon_device *rdev = dev->dev_private;
736 737

	mutex_lock(&rdev->gem.mutex);
738 739
	if (rdev->hyperz_filp == file_priv)
		rdev->hyperz_filp = NULL;
740 741
	if (rdev->cmask_filp == file_priv)
		rdev->cmask_filp = NULL;
742 743
	mutex_unlock(&rdev->gem.mutex);

C
Christian König 已提交
744
	radeon_uvd_free_handles(rdev, file_priv);
745
	radeon_vce_free_handles(rdev, file_priv);
746 747 748 749 750
}

/*
 * VBlank related functions.
 */
A
Alex Deucher 已提交
751 752 753 754
/**
 * radeon_get_vblank_counter_kms - get frame count
 *
 * @dev: drm dev pointer
755
 * @pipe: crtc to get the frame count from
A
Alex Deucher 已提交
756 757 758 759
 *
 * Gets the frame count on the requested crtc (all asics).
 * Returns frame count on success, -EINVAL on failure.
 */
760
u32 radeon_get_vblank_counter_kms(struct drm_device *dev, unsigned int pipe)
761
{
762 763
	int vpos, hpos, stat;
	u32 count;
764 765
	struct radeon_device *rdev = dev->dev_private;

766
	if (pipe >= rdev->num_crtc) {
767
		DRM_ERROR("Invalid crtc %u\n", pipe);
768 769 770
		return -EINVAL;
	}

771 772 773 774 775 776 777 778
	/* The hw increments its frame counter at start of vsync, not at start
	 * of vblank, as is required by DRM core vblank counter handling.
	 * Cook the hw count here to make it appear to the caller as if it
	 * incremented at start of vblank. We measure distance to start of
	 * vblank in vpos. vpos therefore will be >= 0 between start of vblank
	 * and start of vsync, so vpos >= 0 means to bump the hw frame counter
	 * result by 1 to give the proper appearance to caller.
	 */
779
	if (rdev->mode_info.crtcs[pipe]) {
780 781 782 783
		/* Repeat readout if needed to provide stable result if
		 * we cross start of vsync during the queries.
		 */
		do {
784
			count = radeon_get_vblank_counter(rdev, pipe);
785 786 787 788 789
			/* Ask radeon_get_crtc_scanoutpos to return vpos as
			 * distance to start of vblank, instead of regular
			 * vertical scanout pos.
			 */
			stat = radeon_get_crtc_scanoutpos(
790
				dev, pipe, GET_DISTANCE_TO_VBLANKSTART,
791
				&vpos, &hpos, NULL, NULL,
792 793
				&rdev->mode_info.crtcs[pipe]->base.hwmode);
		} while (count != radeon_get_vblank_counter(rdev, pipe));
794 795 796 797 798 799

		if (((stat & (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE)) !=
		    (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE))) {
			DRM_DEBUG_VBL("Query failed! stat %d\n", stat);
		}
		else {
800 801
			DRM_DEBUG_VBL("crtc %u: dist from vblank start %d\n",
				      pipe, vpos);
802 803 804 805 806 807 808 809 810 811 812

			/* Bump counter if we are at >= leading edge of vblank,
			 * but before vsync where vpos would turn negative and
			 * the hw counter really increments.
			 */
			if (vpos >= 0)
				count++;
		}
	}
	else {
	    /* Fallback to use value as is. */
813
	    count = radeon_get_vblank_counter(rdev, pipe);
814 815 816 817
	    DRM_DEBUG_VBL("NULL mode info! Returned count may be wrong.\n");
	}

	return count;
818 819
}

A
Alex Deucher 已提交
820 821 822 823 824 825 826 827 828
/**
 * radeon_enable_vblank_kms - enable vblank interrupt
 *
 * @dev: drm dev pointer
 * @crtc: crtc to enable vblank interrupt for
 *
 * Enable the interrupt on the requested crtc (all asics).
 * Returns 0 on success, -EINVAL on failure.
 */
829 830
int radeon_enable_vblank_kms(struct drm_device *dev, int crtc)
{
831
	struct radeon_device *rdev = dev->dev_private;
832 833
	unsigned long irqflags;
	int r;
834

835
	if (crtc < 0 || crtc >= rdev->num_crtc) {
836 837 838 839
		DRM_ERROR("Invalid crtc %d\n", crtc);
		return -EINVAL;
	}

840
	spin_lock_irqsave(&rdev->irq.lock, irqflags);
841
	rdev->irq.crtc_vblank_int[crtc] = true;
842 843 844
	r = radeon_irq_set(rdev);
	spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
	return r;
845 846
}

A
Alex Deucher 已提交
847 848 849 850 851 852 853 854
/**
 * radeon_disable_vblank_kms - disable vblank interrupt
 *
 * @dev: drm dev pointer
 * @crtc: crtc to disable vblank interrupt for
 *
 * Disable the interrupt on the requested crtc (all asics).
 */
855 856
void radeon_disable_vblank_kms(struct drm_device *dev, int crtc)
{
857
	struct radeon_device *rdev = dev->dev_private;
858
	unsigned long irqflags;
859

860
	if (crtc < 0 || crtc >= rdev->num_crtc) {
861 862 863 864
		DRM_ERROR("Invalid crtc %d\n", crtc);
		return;
	}

865
	spin_lock_irqsave(&rdev->irq.lock, irqflags);
866 867
	rdev->irq.crtc_vblank_int[crtc] = false;
	radeon_irq_set(rdev);
868
	spin_unlock_irqrestore(&rdev->irq.lock, irqflags);
869 870
}

A
Alex Deucher 已提交
871 872 873 874 875 876 877 878 879 880 881 882 883
/**
 * radeon_get_vblank_timestamp_kms - get vblank timestamp
 *
 * @dev: drm dev pointer
 * @crtc: crtc to get the timestamp for
 * @max_error: max error
 * @vblank_time: time value
 * @flags: flags passed to the driver
 *
 * Gets the timestamp on the requested crtc based on the
 * scanout position.  (all asics).
 * Returns postive status flags on success, negative error on failure.
 */
884 885 886 887 888 889 890 891 892 893 894 895 896 897 898
int radeon_get_vblank_timestamp_kms(struct drm_device *dev, int crtc,
				    int *max_error,
				    struct timeval *vblank_time,
				    unsigned flags)
{
	struct drm_crtc *drmcrtc;
	struct radeon_device *rdev = dev->dev_private;

	if (crtc < 0 || crtc >= dev->num_crtcs) {
		DRM_ERROR("Invalid crtc %d\n", crtc);
		return -EINVAL;
	}

	/* Get associated drm_crtc: */
	drmcrtc = &rdev->mode_info.crtcs[crtc]->base;
899 900
	if (!drmcrtc)
		return -EINVAL;
901 902 903 904

	/* Helper routine in DRM core does all the work: */
	return drm_calc_vbltimestamp_from_scanoutpos(dev, crtc, max_error,
						     vblank_time, flags,
905
						     &drmcrtc->hwmode);
906
}
907

R
Rob Clark 已提交
908
const struct drm_ioctl_desc radeon_ioctls_kms[] = {
909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935
	DRM_IOCTL_DEF_DRV(RADEON_CP_INIT, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_CP_START, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_CP_STOP, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_CP_RESET, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_CP_IDLE, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_CP_RESUME, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_RESET, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_FULLSCREEN, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_SWAP, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_CLEAR, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_VERTEX, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_INDICES, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_TEXTURE, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_STIPPLE, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_INDIRECT, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_VERTEX2, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_CMDBUF, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_GETPARAM, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_FLIP, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_ALLOC, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_FREE, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_INIT_HEAP, drm_invalid_op, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
	DRM_IOCTL_DEF_DRV(RADEON_IRQ_EMIT, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_IRQ_WAIT, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_SETPARAM, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_SURF_ALLOC, drm_invalid_op, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_SURF_FREE, drm_invalid_op, DRM_AUTH),
936
	/* KMS */
937 938 939 940 941 942 943 944 945 946 947 948 949 950 951
	DRM_IOCTL_DEF_DRV(RADEON_GEM_INFO, radeon_gem_info_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_CREATE, radeon_gem_create_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_MMAP, radeon_gem_mmap_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_SET_DOMAIN, radeon_gem_set_domain_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_PREAD, radeon_gem_pread_ioctl, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_PWRITE, radeon_gem_pwrite_ioctl, DRM_AUTH),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_WAIT_IDLE, radeon_gem_wait_idle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_CS, radeon_cs_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_INFO, radeon_info_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_SET_TILING, radeon_gem_set_tiling_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_GET_TILING, radeon_gem_get_tiling_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_BUSY, radeon_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_VA, radeon_gem_va_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_OP, radeon_gem_op_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
	DRM_IOCTL_DEF_DRV(RADEON_GEM_USERPTR, radeon_gem_userptr_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
952
};
953
int radeon_max_kms_ioctl = ARRAY_SIZE(radeon_ioctls_kms);