kirkwood.dtsi 8.1 KB
Newer Older
1
/include/ "skeleton.dtsi"
2
#include <dt-bindings/input/input.h>
3
#include <dt-bindings/gpio/gpio.h>
4

5 6
#define MBUS_ID(target,attributes) (((target) << 24) | ((attributes) << 16))

7
/ {
8
	compatible = "marvell,kirkwood";
9 10
	interrupt-parent = <&intc>;

11 12 13 14 15 16 17
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "marvell,feroceon";
18
			reg = <0>;
19 20 21 22 23
			clocks = <&core_clk 1>, <&core_clk 3>, <&gate_clk 11>;
			clock-names = "cpu_clk", "ddrclk", "powersave";
		};
	};

24 25 26
	aliases {
	       gpio0 = &gpio0;
	       gpio1 = &gpio1;
27
	       i2c0 = &i2c0;
28
	};
29

30 31
	mbus {
		compatible = "marvell,kirkwood-mbus", "simple-bus";
32 33
		#address-cells = <2>;
		#size-cells = <1>;
34 35 36 37 38
		/* If a board file needs to change this ranges it must replace it completely */
		ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000	/* internal-regs */
			  MBUS_ID(0x01, 0x2f) 0 0xf4000000 0x10000	/* nand flash */
			  MBUS_ID(0x03, 0x01) 0 0xf5000000 0x10000	/* crypto sram */
			  >;
39
		controller = <&mbusc>;
40 41
		pcie-mem-aperture = <0xe0000000 0x10000000>; /* 256 MiB memory space */
		pcie-io-aperture  = <0xf2000000 0x100000>;   /*   1 MiB    I/O space */
42

43
		cesa: crypto@0301 {
44 45 46 47 48 49 50 51
			compatible = "marvell,orion-crypto";
			reg = <MBUS_ID(0xf0, 0x01) 0x30000 0x10000>,
			      <MBUS_ID(0x03, 0x01) 0 0x800>;
			reg-names = "regs", "sram";
			interrupts = <22>;
			clocks = <&gate_clk 17>;
			status = "okay";
		};
52 53 54 55 56 57 58 59 60 61 62 63 64 65

		nand: nand@012f {
			#address-cells = <1>;
			#size-cells = <1>;
			cle = <0>;
			ale = <1>;
			bank-width = <1>;
			compatible = "marvell,orion-nand";
			reg = <MBUS_ID(0x01, 0x2f) 0 0x400>;
			chip-delay = <25>;
			/* set partition map and/or chip-delay in board dts */
			clocks = <&gate_clk 7>;
			status = "disabled";
		};
66 67
	};

68 69
	ocp@f1000000 {
		compatible = "simple-bus";
70
		ranges = <0x00000000 0xf1000000 0x0100000>;
71 72 73
		#address-cells = <1>;
		#size-cells = <1>;

74 75 76
		pinctrl: pin-controller@10000 {
			/* set compatible property in SoC file */
			reg = <0x10000 0x20>;
77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109

			pmx_ge1: pmx-ge1 {
				marvell,pins = "mpp20", "mpp21", "mpp22", "mpp23",
					       "mpp24", "mpp25", "mpp26", "mpp27",
					       "mpp30", "mpp31", "mpp32", "mpp33";
				marvell,function = "ge1";
			};

			pmx_nand: pmx-nand {
				marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3",
					       "mpp4", "mpp5", "mpp18", "mpp19";
				marvell,function = "nand";
			};

			pmx_spi: pmx-spi {
				marvell,pins = "mpp0", "mpp1", "mpp2", "mpp3";
				marvell,function = "spi";
			};

			pmx_twsi0: pmx-twsi0 {
				marvell,pins = "mpp8", "mpp9";
				marvell,function = "twsi0";
			};

			pmx_uart0: pmx-uart0 {
				marvell,pins = "mpp10", "mpp11";
				marvell,function = "uart0";
			};

			pmx_uart1: pmx-uart1 {
				marvell,pins = "mpp13", "mpp14";
				marvell,function = "uart1";
			};
110 111
		};

112 113 114
		core_clk: core-clocks@10030 {
			compatible = "marvell,kirkwood-core-clock";
			reg = <0x10030 0x4>;
115 116 117
			#clock-cells = <1>;
		};

118
		spi0: spi@10600 {
119 120 121 122 123 124 125 126
			compatible = "marvell,orion-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
			interrupts = <23>;
			reg = <0x10600 0x28>;
			clocks = <&gate_clk 7>;
			status = "disabled";
127 128
		};

129 130 131 132 133
		gpio0: gpio@10100 {
			compatible = "marvell,orion-gpio";
			#gpio-cells = <2>;
			gpio-controller;
			reg = <0x10100 0x40>;
134 135
			ngpios = <32>;
			interrupt-controller;
136
			#interrupt-cells = <2>;
137
			interrupts = <35>, <36>, <37>, <38>;
138
			clocks = <&gate_clk 7>;
139 140 141 142 143 144 145
		};

		gpio1: gpio@10140 {
			compatible = "marvell,orion-gpio";
			#gpio-cells = <2>;
			gpio-controller;
			reg = <0x10140 0x40>;
146 147
			ngpios = <18>;
			interrupt-controller;
148
			#interrupt-cells = <2>;
149
			interrupts = <39>, <40>, <41>;
150
			clocks = <&gate_clk 7>;
151 152
		};

153
		i2c0: i2c@11000 {
154 155 156 157 158 159 160 161 162 163
			compatible = "marvell,mv64xxx-i2c";
			reg = <0x11000 0x20>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <29>;
			clock-frequency = <100000>;
			clocks = <&gate_clk 7>;
			status = "disabled";
		};

164
		uart0: serial@12000 {
165 166 167 168
			compatible = "ns16550a";
			reg = <0x12000 0x100>;
			reg-shift = <2>;
			interrupts = <33>;
169
			clocks = <&gate_clk 7>;
170 171 172
			status = "disabled";
		};

173
		uart1: serial@12100 {
174 175 176 177
			compatible = "ns16550a";
			reg = <0x12100 0x100>;
			reg-shift = <2>;
			interrupts = <34>;
178
			clocks = <&gate_clk 7>;
179 180
			status = "disabled";
		};
181

182 183 184 185 186
		mbusc: mbus-controller@20000 {
			compatible = "marvell,mbus-controller";
			reg = <0x20000 0x80>, <0x1500 0x20>;
		};

187
		sysc: system-controller@20000 {
188 189 190 191
			compatible = "marvell,orion-system-controller";
			reg = <0x20000 0x120>;
		};

192 193 194 195 196 197 198
		bridge_intc: bridge-interrupt-ctrl@20110 {
			compatible = "marvell,orion-bridge-intc";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x20110 0x8>;
			interrupts = <1>;
			marvell,#interrupts = <6>;
199 200
		};

201 202 203 204 205 206 207
		gate_clk: clock-gating-control@2011c {
			compatible = "marvell,kirkwood-gating-clock";
			reg = <0x2011c 0x4>;
			clocks = <&core_clk 0>;
			#clock-cells = <1>;
		};

208 209 210 211 212
		l2: l2-cache@20128 {
			compatible = "marvell,kirkwood-cache";
			reg = <0x20128 0x4>;
		};

213 214 215 216 217 218 219 220 221 222 223 224 225 226 227
		intc: main-interrupt-ctrl@20200 {
			compatible = "marvell,orion-intc";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0x20200 0x10>, <0x20210 0x10>;
		};

		timer: timer@20300 {
			compatible = "marvell,orion-timer";
			reg = <0x20300 0x20>;
			interrupt-parent = <&bridge_intc>;
			interrupts = <1>, <2>;
			clocks = <&core_clk 0>;
		};

228
		wdt: watchdog-timer@20300 {
229
			compatible = "marvell,orion-wdt";
230
			reg = <0x20300 0x28>, <0x20108 0x4>;
231 232
			interrupt-parent = <&bridge_intc>;
			interrupts = <3>;
233
			clocks = <&gate_clk 7>;
234 235 236
			status = "okay";
		};

237
		usb0: ehci@50000 {
238 239 240 241 242 243 244
			compatible = "marvell,orion-ehci";
			reg = <0x50000 0x1000>;
			interrupts = <19>;
			clocks = <&gate_clk 3>;
			status = "okay";
		};

245
		dma0: xor@60800 {
246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264
			compatible = "marvell,orion-xor";
			reg = <0x60800 0x100
			       0x60A00 0x100>;
			status = "okay";
			clocks = <&gate_clk 8>;

			xor00 {
			      interrupts = <5>;
			      dmacap,memcpy;
			      dmacap,xor;
			};
			xor01 {
			      interrupts = <6>;
			      dmacap,memcpy;
			      dmacap,xor;
			      dmacap,memset;
			};
		};

265
		dma1: xor@60900 {
266 267
			compatible = "marvell,orion-xor";
			reg = <0x60900 0x100
268
			       0x60B00 0x100>;
269
			status = "okay";
270 271 272 273 274 275 276 277 278 279 280 281 282
			clocks = <&gate_clk 16>;

			xor00 {
			      interrupts = <7>;
			      dmacap,memcpy;
			      dmacap,xor;
			};
			xor01 {
			      interrupts = <8>;
			      dmacap,memcpy;
			      dmacap,xor;
			      dmacap,memset;
			};
283 284
		};

285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303
		eth0: ethernet-controller@72000 {
			compatible = "marvell,kirkwood-eth";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x72000 0x4000>;
			clocks = <&gate_clk 0>;
			marvell,tx-checksum-limit = <1600>;
			status = "disabled";

			ethernet0-port@0 {
				compatible = "marvell,kirkwood-eth-port";
				reg = <0>;
				interrupts = <11>;
				/* overwrite MAC address in bootloader */
				local-mac-address = [00 00 00 00 00 00];
				/* set phy-handle property in board file */
			};
		};

304 305 306 307 308 309 310 311 312 313 314 315
		mdio: mdio-bus@72004 {
			compatible = "marvell,orion-mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x72004 0x84>;
			interrupts = <46>;
			clocks = <&gate_clk 0>;
			status = "disabled";

			/* add phy nodes in board file */
		};

316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333
		eth1: ethernet-controller@76000 {
			compatible = "marvell,kirkwood-eth";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x76000 0x4000>;
			clocks = <&gate_clk 19>;
			marvell,tx-checksum-limit = <1600>;
			status = "disabled";

			ethernet1-port@0 {
				compatible = "marvell,kirkwood-eth-port";
				reg = <0>;
				interrupts = <15>;
				/* overwrite MAC address in bootloader */
				local-mac-address = [00 00 00 00 00 00];
				/* set phy-handle property in board file */
			};
		};
334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351

		sata_phy0: sata-phy@82000 {
			compatible = "marvell,mvebu-sata-phy";
			reg = <0x82000 0x0334>;
			clocks = <&gate_clk 14>;
			clock-names = "sata";
			#phy-cells = <0>;
			status = "ok";
		};

		sata_phy1: sata-phy@84000 {
			compatible = "marvell,mvebu-sata-phy";
			reg = <0x84000 0x0334>;
			clocks = <&gate_clk 15>;
			clock-names = "sata";
			#phy-cells = <0>;
			status = "ok";
		};
352 353 354 355 356 357 358 359 360

		audio0: audio-controller@a0000 {
			compatible = "marvell,kirkwood-audio";
			reg = <0xa0000 0x2210>;
			interrupts = <24>;
			clocks = <&gate_clk 9>;
			clock-names = "internal";
			status = "disabled";
		};
361 362
	};
};