Kconfig 8.3 KB
Newer Older
A
Alan Cox 已提交
1 2
#
#	EDAC Kconfig
3
#	Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
A
Alan Cox 已提交
4 5 6
#	Licensed and distributed under the GPL
#

7
menuconfig EDAC
8
	bool "EDAC (Error Detection And Correction) reporting"
9
	depends on HAS_IOMEM
A
Andrew Morton 已提交
10
	depends on X86 || PPC
A
Alan Cox 已提交
11 12 13
	help
	  EDAC is designed to report errors in the core system.
	  These are low-level errors that are reported in the CPU or
14 15 16
	  supporting chipset or other subsystems:
	  memory errors, cache errors, PCI errors, thermal throttling, etc..
	  If unsure, select 'Y'.
A
Alan Cox 已提交
17

T
Tim Small 已提交
18 19 20 21 22 23 24 25 26 27 28 29
	  If this code is reporting problems on your system, please
	  see the EDAC project web pages for more information at:

	  <http://bluesmoke.sourceforge.net/>

	  and:

	  <http://buttersideup.com/edacwiki>

	  There is also a mailing list for the EDAC project, which can
	  be found via the sourceforge page.

30
if EDAC
A
Alan Cox 已提交
31 32 33 34 35 36 37 38 39 40 41

comment "Reporting subsystems"

config EDAC_DEBUG
	bool "Debugging"
	help
	  This turns on debugging information for the entire EDAC
	  sub-system. You can insert module with "debug_level=x", current
	  there're four debug levels (x=0,1,2,3 from low to high).
	  Usually you should select 'N'.

42 43 44 45 46 47 48 49
config EDAC_DEBUG_VERBOSE
	bool "More verbose debugging"
	depends on EDAC_DEBUG
	help
	  This option makes debugging information more verbose.
	  Source file name and line number where debugging message
	  printed will be added to debugging message.

50 51 52 53 54 55 56 57 58 59 60 61
 config EDAC_DECODE_MCE
	tristate "Decode MCEs in human-readable form (only on AMD for now)"
	depends on CPU_SUP_AMD && X86_MCE
	default y
	---help---
	  Enable this option if you want to decode Machine Check Exceptions
	  occuring on your machine in human-readable form.

	  You should definitely say Y here in case you want to decode MCEs
	  which occur really early upon boot, before the module infrastructure
	  has been initialized.

A
Alan Cox 已提交
62 63 64 65 66 67 68 69 70 71
config EDAC_MM_EDAC
	tristate "Main Memory EDAC (Error Detection And Correction) reporting"
	help
	  Some systems are able to detect and correct errors in main
	  memory.  EDAC can report statistics on memory error
	  detection and correction (EDAC - or commonly referred to ECC
	  errors).  EDAC will also try to decode where these errors
	  occurred so that a particular failing memory module can be
	  replaced.  If unsure, select 'Y'.

72
config EDAC_MCE
73
	bool
74

75 76
config EDAC_AMD64
	tristate "AMD64 (Opteron, Athlon64) K8, F10h, F11h"
77
	depends on EDAC_MM_EDAC && K8_NB && X86_64 && PCI && EDAC_DECODE_MCE
78
	help
79 80
	  Support for error detection and correction on the AMD 64
	  Families of Memory Controllers (K8, F10h and F11h)
81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

config EDAC_AMD64_ERROR_INJECTION
	bool "Sysfs Error Injection facilities"
	depends on EDAC_AMD64
	help
	  Recent Opterons (Family 10h and later) provide for Memory Error
	  Injection into the ECC detection circuits. The amd64_edac module
	  allows the operator/user to inject Uncorrectable and Correctable
	  errors into DRAM.

	  When enabled, in each of the respective memory controller directories
	  (/sys/devices/system/edac/mc/mcX), there are 3 input files:

	  - inject_section (0..3, 16-byte section of 64-byte cacheline),
	  - inject_word (0..8, 16-bit word of 16-byte section),
	  - inject_ecc_vector (hex ecc vector: select bits of inject word)

	  In addition, there are two control files, inject_read and inject_write,
	  which trigger the DRAM ECC Read and Write respectively.
A
Alan Cox 已提交
100 101 102

config EDAC_AMD76X
	tristate "AMD 76x (760, 762, 768)"
D
Dave Jones 已提交
103
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
104 105 106 107 108 109
	help
	  Support for error detection and correction on the AMD 76x
	  series of chipsets used with the Athlon processor.

config EDAC_E7XXX
	tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
110
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
111 112 113 114 115
	help
	  Support for error detection and correction on the Intel
	  E7205, E7500, E7501 and E7505 server chipsets.

config EDAC_E752X
116
	tristate "Intel e752x (e7520, e7525, e7320) and 3100"
117
	depends on EDAC_MM_EDAC && PCI && X86 && HOTPLUG
A
Alan Cox 已提交
118 119 120 121
	help
	  Support for error detection and correction on the Intel
	  E7520, E7525, E7320 server chipsets.

122 123 124
config EDAC_I82443BXGX
	tristate "Intel 82443BX/GX (440BX/GX)"
	depends on EDAC_MM_EDAC && PCI && X86_32
125
	depends on BROKEN
126 127 128 129
	help
	  Support for error detection and correction on the Intel
	  82443BX/GX memory controllers (440BX/GX chipsets).

A
Alan Cox 已提交
130 131
config EDAC_I82875P
	tristate "Intel 82875p (D82875P, E7210)"
132
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
133 134 135 136
	help
	  Support for error detection and correction on the Intel
	  DP82785P and E7210 server chipsets.

137 138 139 140 141 142 143
config EDAC_I82975X
	tristate "Intel 82975x (D82975x)"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  DP82975x server chipsets.

144 145
config EDAC_I3000
	tristate "Intel 3000/3010"
146
	depends on EDAC_MM_EDAC && PCI && X86
147 148 149 150
	help
	  Support for error detection and correction on the Intel
	  3000 and 3010 server chipsets.

151 152 153 154 155 156 157
config EDAC_I3200
	tristate "Intel 3200"
	depends on EDAC_MM_EDAC && PCI && X86 && EXPERIMENTAL
	help
	  Support for error detection and correction on the Intel
	  3200 and 3210 server chipsets.

H
Hitoshi Mitake 已提交
158 159 160 161 162 163 164
config EDAC_X38
	tristate "Intel X38"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  X38 server chipsets.

165 166 167 168 169 170 171
config EDAC_I5400
	tristate "Intel 5400 (Seaburg) chipsets"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction the Intel
	  i5400 MCH chipset (Seaburg).

172 173 174
config EDAC_I7CORE
	tristate "Intel i7 Core (Nehalem) processors"
	depends on EDAC_MM_EDAC && PCI && X86
175
	select EDAC_MCE
176 177
	help
	  Support for error detection and correction the Intel
178 179 180
	  i7 Core (Nehalem) Integrated Memory Controller that exists on
	  newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
	  and Xeon 55xx processors.
181

A
Alan Cox 已提交
182 183
config EDAC_I82860
	tristate "Intel 82860"
184
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
185 186 187 188 189 190
	help
	  Support for error detection and correction on the Intel
	  82860 chipset.

config EDAC_R82600
	tristate "Radisys 82600 embedded chipset"
191
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
192 193 194 195
	help
	  Support for error detection and correction on the Radisys
	  82600 embedded chipset.

196 197 198 199 200 201 202
config EDAC_I5000
	tristate "Intel Greencreek/Blackford chipset"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  Greekcreek/Blackford chipsets.

203 204 205 206 207 208 209
config EDAC_I5100
	tristate "Intel San Clemente MCH"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  San Clemente MCH.

210
config EDAC_MPC85XX
211 212
	tristate "Freescale MPC83xx / MPC85xx"
	depends on EDAC_MM_EDAC && FSL_SOC && (PPC_83xx || MPC85xx)
213 214
	help
	  Support for error detection and correction on the Freescale
215
	  MPC8349, MPC8560, MPC8540, MPC8548
216

217 218 219 220 221 222 223
config EDAC_MV64X60
	tristate "Marvell MV64x60"
	depends on EDAC_MM_EDAC && MV64X60
	help
	  Support for error detection and correction on the Marvell
	  MV64360 and MV64460 chipsets.

224 225 226
config EDAC_PASEMI
	tristate "PA Semi PWRficient"
	depends on EDAC_MM_EDAC && PCI
227
	depends on PPC_PASEMI
228 229 230 231
	help
	  Support for error detection and correction on PA Semi
	  PWRficient.

232 233
config EDAC_CELL
	tristate "Cell Broadband Engine memory controller"
234
	depends on EDAC_MM_EDAC && PPC_CELL_COMMON
235 236 237 238
	help
	  Support for error detection and correction on the
	  Cell Broadband Engine internal memory controller
	  on platform without a hypervisor
239

G
Grant Erickson 已提交
240 241 242 243 244 245 246 247 248
config EDAC_PPC4XX
	tristate "PPC4xx IBM DDR2 Memory Controller"
	depends on EDAC_MM_EDAC && 4xx
	help
	  This enables support for EDAC on the ECC memory used
	  with the IBM DDR2 memory controller found in various
	  PowerPC 4xx embedded processors such as the 405EX[r],
	  440SP, 440SPe, 460EX, 460GT and 460SX.

249 250
config EDAC_AMD8131
	tristate "AMD8131 HyperTransport PCI-X Tunnel"
251
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
252 253 254
	help
	  Support for error detection and correction on the
	  AMD8131 HyperTransport PCI-X Tunnel chip.
255 256
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
257

258 259
config EDAC_AMD8111
	tristate "AMD8111 HyperTransport I/O Hub"
260
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
261 262 263
	help
	  Support for error detection and correction on the
	  AMD8111 HyperTransport I/O Hub chip.
264 265
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
266

267 268 269 270 271 272 273 274 275
config EDAC_CPC925
	tristate "IBM CPC925 Memory Controller (PPC970FX)"
	depends on EDAC_MM_EDAC && PPC64
	help
	  Support for error detection and correction on the
	  IBM CPC925 Bridge and Memory Controller, which is
	  a companion chip to the PowerPC 970 family of
	  processors.

276
endif # EDAC