mpc8349emitx.dts 8.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * MPC8349E-mITX Device Tree Source
 *
 * Copyright 2006 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 */
11 12 13

/dts-v1/;

14 15
/ {
	model = "MPC8349EMITX";
16
	compatible = "MPC8349EMITX", "MPC834xMITX", "MPC83xxMITX";
17 18 19
	#address-cells = <1>;
	#size-cells = <1>;

20 21 22 23 24 25 26 27 28
	aliases {
		ethernet0 = &enet0;
		ethernet1 = &enet1;
		serial0 = &serial0;
		serial1 = &serial1;
		pci0 = &pci0;
		pci1 = &pci1;
	};

29 30 31 32 33 34
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8349@0 {
			device_type = "cpu";
35 36 37 38 39
			reg = <0x0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
40 41 42 43 44 45 46 47
			timebase-frequency = <0>;	// from bootloader
			bus-frequency = <0>;		// from bootloader
			clock-frequency = <0>;		// from bootloader
		};
	};

	memory {
		device_type = "memory";
48
		reg = <0x00000000 0x10000000>;
49 50 51 52 53 54
	};

	soc8349@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
55
		compatible = "simple-bus";
56 57
		ranges = <0x0 0xe0000000 0x00100000>;
		reg = <0xe0000000 0x00000200>;
58 59 60 61 62
		bus-frequency = <0>;                    // from bootloader

		wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
63
			reg = <0x200 0x100>;
64 65 66
		};

		i2c@3000 {
67 68 69
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
70
			compatible = "fsl-i2c";
71 72 73
			reg = <0x3000 0x100>;
			interrupts = <14 0x8>;
			interrupt-parent = <&ipic>;
74 75 76 77
			dfsrr;
		};

		i2c@3100 {
78 79 80
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
81
			compatible = "fsl-i2c";
82 83 84
			reg = <0x3100 0x100>;
			interrupts = <15 0x8>;
			interrupt-parent = <&ipic>;
85
			dfsrr;
86 87 88 89 90 91 92

			rtc@68 {
				compatible = "dallas,ds1339";
				reg = <0x68>;
				interrupts = <18 0x8>;
				interrupt-parent = <&ipic>;
			};
93 94 95 96 97 98 99 100

			mcu_pio: mcu@a {
				#gpio-cells = <2>;
				compatible = "fsl,mc9s08qg8-mpc8349emitx",
					     "fsl,mcu-mpc8349emitx";
				reg = <0x0a>;
				gpio-controller;
			};
101 102 103
		};

		spi@7000 {
104 105
			cell-index = <0>;
			compatible = "fsl,spi";
106 107 108
			reg = <0x7000 0x1000>;
			interrupts = <16 0x8>;
			interrupt-parent = <&ipic>;
109
			mode = "cpu";
110 111
		};

112 113 114 115 116 117 118 119 120 121 122 123
		dma@82a8 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
			reg = <0x82a8 4>;
			ranges = <0 0x8100 0x1a8>;
			interrupt-parent = <&ipic>;
			interrupts = <71 8>;
			cell-index = <0>;
			dma-channel@0 {
				compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
				reg = <0 0x80>;
124
				cell-index = <0>;
125 126 127 128 129 130
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@80 {
				compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
				reg = <0x80 0x80>;
131
				cell-index = <1>;
132 133 134 135 136 137
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@100 {
				compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
				reg = <0x100 0x80>;
138
				cell-index = <2>;
139 140 141 142 143 144
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
			dma-channel@180 {
				compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
				reg = <0x180 0x28>;
145
				cell-index = <3>;
146 147 148 149 150
				interrupt-parent = <&ipic>;
				interrupts = <71 8>;
			};
		};

151 152
		usb@22000 {
			compatible = "fsl-usb2-mph";
153
			reg = <0x22000 0x1000>;
154 155
			#address-cells = <1>;
			#size-cells = <0>;
156 157
			interrupt-parent = <&ipic>;
			interrupts = <39 0x8>;
158 159 160 161 162 163
			phy_type = "ulpi";
			port1;
		};

		usb@23000 {
			compatible = "fsl-usb2-dr";
164
			reg = <0x23000 0x1000>;
165 166
			#address-cells = <1>;
			#size-cells = <0>;
167 168
			interrupt-parent = <&ipic>;
			interrupts = <38 0x8>;
169
			dr_mode = "peripheral";
170 171 172
			phy_type = "ulpi";
		};

173
		enet0: ethernet@24000 {
174 175
			#address-cells = <1>;
			#size-cells = <1>;
176
			cell-index = <0>;
177 178 179
			device_type = "network";
			model = "TSEC";
			compatible = "gianfar";
180
			reg = <0x24000 0x1000>;
181
			ranges = <0x0 0x24000 0x1000>;
182
			local-mac-address = [ 00 00 00 00 00 00 ];
183 184
			interrupts = <32 0x8 33 0x8 34 0x8>;
			interrupt-parent = <&ipic>;
185
			tbi-handle = <&tbi0>;
186
			phy-handle = <&phy1c>;
187
			linux,network-index = <0>;
188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207

			mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-mdio";
				reg = <0x520 0x20>;

				/* Vitesse 8201 */
				phy1c: ethernet-phy@1c {
					interrupt-parent = <&ipic>;
					interrupts = <18 0x8>;
					reg = <0x1c>;
					device_type = "ethernet-phy";
				};

				tbi0: tbi-phy@11 {
					reg = <0x11>;
					device_type = "tbi-phy";
				};
			};
208 209
		};

210
		enet1: ethernet@25000 {
211 212
			#address-cells = <1>;
			#size-cells = <1>;
213
			cell-index = <1>;
214 215 216
			device_type = "network";
			model = "TSEC";
			compatible = "gianfar";
217
			reg = <0x25000 0x1000>;
218
			ranges = <0x0 0x25000 0x1000>;
219
			local-mac-address = [ 00 00 00 00 00 00 ];
220 221
			interrupts = <35 0x8 36 0x8 37 0x8>;
			interrupt-parent = <&ipic>;
222
			/* Vitesse 7385 isn't on the MDIO bus */
223
			fixed-link = <1 1 1000 0 0>;
224
			linux,network-index = <1>;
225
			tbi-handle = <&tbi1>;
226 227 228 229 230 231 232 233 234 235 236 237

			mdio@520 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,gianfar-tbi";
				reg = <0x520 0x20>;

				tbi1: tbi-phy@11 {
					reg = <0x11>;
					device_type = "tbi-phy";
				};
			};
238 239
		};

240 241
		serial0: serial@4500 {
			cell-index = <0>;
242 243
			device_type = "serial";
			compatible = "ns16550";
244
			reg = <0x4500 0x100>;
245
			clock-frequency = <0>;		// from bootloader
246 247
			interrupts = <9 0x8>;
			interrupt-parent = <&ipic>;
248 249
		};

250 251
		serial1: serial@4600 {
			cell-index = <1>;
252 253
			device_type = "serial";
			compatible = "ns16550";
254
			reg = <0x4600 0x100>;
255
			clock-frequency = <0>;		// from bootloader
256 257
			interrupts = <10 0x8>;
			interrupt-parent = <&ipic>;
258 259 260
		};

		crypto@30000 {
261
			compatible = "fsl,sec2.0";
262 263 264
			reg = <0x30000 0x10000>;
			interrupts = <11 0x8>;
			interrupt-parent = <&ipic>;
265 266 267 268
			fsl,num-channels = <4>;
			fsl,channel-fifo-len = <24>;
			fsl,exec-units-mask = <0x7e>;
			fsl,descriptor-types-mask = <0x01010ebf>;
269 270
		};

271
		ipic: pic@700 {
272 273 274
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
275
			reg = <0x700 0x100>;
276 277 278
			device_type = "ipic";
		};
	};
279

280
	pci0: pci@e0008500 {
281
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
282 283
		interrupt-map = <
				/* IDSEL 0x10 - SATA */
284
				0x8000 0x0 0x0 0x1 &ipic 22 0x8 /* SATA_INTA */
285
				>;
286 287 288 289 290 291 292
		interrupt-parent = <&ipic>;
		interrupts = <66 0x8>;
		bus-range = <0x0 0x0>;
		ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
			  0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
			  0x01000000 0x0 0x00000000 0xe2000000 0x0 0x01000000>;
		clock-frequency = <66666666>;
293 294 295
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
296 297
		reg = <0xe0008500 0x100		/* internal registers */
		       0xe0008300 0x8>;		/* config space access registers */
298 299 300 301
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};

302
	pci1: pci@e0008600 {
303
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
304 305
		interrupt-map = <
				/* IDSEL 0x0E - MiniPCI Slot */
306
				0x7000 0x0 0x0 0x1 &ipic 21 0x8 /* PCI_INTA */
307 308

				/* IDSEL 0x0F - PCI Slot */
309 310 311 312 313 314 315 316 317 318
				0x7800 0x0 0x0 0x1 &ipic 20 0x8 /* PCI_INTA */
				0x7800 0x0 0x0 0x2 &ipic 21 0x8 /* PCI_INTB */
				>;
		interrupt-parent = <&ipic>;
		interrupts = <67 0x8>;
		bus-range = <0x0 0x0>;
		ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
			  0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
			  0x01000000 0x0 0x00000000 0xe3000000 0x0 0x01000000>;
		clock-frequency = <66666666>;
319 320 321
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
322 323
		reg = <0xe0008600 0x100		/* internal registers */
		       0xe0008380 0x8>;		/* config space access registers */
324 325 326 327
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};

328 329 330 331 332
	localbus@e0005000 {
		#address-cells = <2>;
		#size-cells = <1>;
		compatible = "fsl,mpc8349e-localbus",
			     "fsl,pq2pro-localbus";
333 334
		reg = <0xe0005000 0xd8>;
		ranges = <0x3 0x0 0xf0000000 0x210>;
335

336 337
		pata@3,0 {
			compatible = "fsl,mpc8349emitx-pata", "ata-generic";
338
			reg = <0x3 0x0 0x10 0x3 0x20c 0x4>;
339 340
			reg-shift = <1>;
			pio-mode = <6>;
341
			interrupts = <23 0x8>;
342 343 344
			interrupt-parent = <&ipic>;
		};
	};
345
};