Kconfig 18.7 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12
comment "Processor Type"

config CPU_32
	bool
	default y

# Select CPU types depending on the architecture selected.  This selects
# which CPUs we support in the kernel image, and the compiler instruction
# optimiser behaviour.

# ARM610
config CPU_ARM610
13
	bool "Support ARM610 processor" if ARCH_RPC
L
Linus Torvalds 已提交
14 15 16
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
17
	select CPU_CP15_MMU
18 19
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
P
Paul Brook 已提交
20
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
21 22 23 24 25 26 27
	help
	  The ARM610 is the successor to the ARM3 processor
	  and was produced by VLSI Technology Inc.

	  Say Y if you want support for the ARM610 processor.
	  Otherwise, say N.

28 29 30
# ARM7TDMI
config CPU_ARM7TDMI
	bool "Support ARM7TDMI processor"
31
	depends on !MMU
32 33
	select CPU_32v4T
	select CPU_ABRT_LV4T
34
	select CPU_PABRT_NOIFAR
35 36 37 38 39 40 41 42
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM7TDMI processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
43 44
# ARM710
config CPU_ARM710
45
	bool "Support ARM710 processor" if ARCH_RPC
L
Linus Torvalds 已提交
46 47 48
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
49
	select CPU_CP15_MMU
50 51
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
P
Paul Brook 已提交
52
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
53 54 55 56 57 58 59 60 61 62 63
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  designed by Advanced RISC Machines Ltd. The ARM710 is the
	  successor to the ARM610 processor. It was released in
	  July 1994 by VLSI Technology Inc.

	  Say Y if you want support for the ARM710 processor.
	  Otherwise, say N.

# ARM720T
config CPU_ARM720T
64
	bool "Support ARM720T processor" if ARCH_INTEGRATOR
65
	select CPU_32v4T
L
Linus Torvalds 已提交
66
	select CPU_ABRT_LV4T
P
Paul Brook 已提交
67
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
68 69
	select CPU_CACHE_V4
	select CPU_CACHE_VIVT
70
	select CPU_CP15_MMU
71 72
	select CPU_COPY_V4WT if MMU
	select CPU_TLB_V4WT if MMU
L
Linus Torvalds 已提交
73 74 75 76 77 78 79
	help
	  A 32-bit RISC processor with 8kByte Cache, Write Buffer and
	  MMU built around an ARM7TDMI core.

	  Say Y if you want support for the ARM720T processor.
	  Otherwise, say N.

80 81 82
# ARM740T
config CPU_ARM740T
	bool "Support ARM740T processor" if ARCH_INTEGRATOR
83
	depends on !MMU
84 85
	select CPU_32v4T
	select CPU_ABRT_LV4T
86
	select CPU_PABRT_NOIFAR
87 88 89 90 91 92 93 94 95 96
	select CPU_CACHE_V3	# although the core is v4t
	select CPU_CP15_MPU
	help
	  A 32-bit RISC processor with 8KB cache or 4KB variants,
	  write buffer and MPU(Protection Unit) built around
	  an ARM7TDMI core.

	  Say Y if you want support for the ARM740T processor.
	  Otherwise, say N.

97 98 99
# ARM9TDMI
config CPU_ARM9TDMI
	bool "Support ARM9TDMI processor"
100
	depends on !MMU
101
	select CPU_32v4T
102
	select CPU_ABRT_NOMMU
103
	select CPU_PABRT_NOIFAR
104 105 106 107 108 109 110 111
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM9 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM9TDMI processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
112 113
# ARM920T
config CPU_ARM920T
114
	bool "Support ARM920T processor" if ARCH_INTEGRATOR
115
	select CPU_32v4T
L
Linus Torvalds 已提交
116
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
117
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
118 119
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
120
	select CPU_CP15_MMU
121 122
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
123 124 125 126 127 128 129 130 131 132 133 134 135
	help
	  The ARM920T is licensed to be produced by numerous vendors,
	  and is used in the Maverick EP9312 and the Samsung S3C2410.

	  More information on the Maverick EP9312 at
	  <http://linuxdevices.com/products/PD2382866068.html>.

	  Say Y if you want support for the ARM920T processor.
	  Otherwise, say N.

# ARM922T
config CPU_ARM922T
	bool "Support ARM922T processor" if ARCH_INTEGRATOR
136
	select CPU_32v4T
L
Linus Torvalds 已提交
137
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
138
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
139 140
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
141
	select CPU_CP15_MMU
142 143
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
144 145 146
	help
	  The ARM922T is a version of the ARM920T, but with smaller
	  instruction and data caches. It is used in Altera's
147
	  Excalibur XA device family and Micrel's KS8695 Centaur.
L
Linus Torvalds 已提交
148 149 150 151 152 153

	  Say Y if you want support for the ARM922T processor.
	  Otherwise, say N.

# ARM925T
config CPU_ARM925T
154
 	bool "Support ARM925T processor" if ARCH_OMAP1
155
	select CPU_32v4T
L
Linus Torvalds 已提交
156
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
157
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
158 159
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
160
	select CPU_CP15_MMU
161 162
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
163 164 165 166 167 168 169 170 171 172
 	help
 	  The ARM925T is a mix between the ARM920T and ARM926T, but with
	  different instruction and data caches. It is used in TI's OMAP
 	  device family.

 	  Say Y if you want support for the ARM925T processor.
 	  Otherwise, say N.

# ARM926T
config CPU_ARM926T
173
	bool "Support ARM926T processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB
L
Linus Torvalds 已提交
174 175
	select CPU_32v5
	select CPU_ABRT_EV5TJ
P
Paul Brook 已提交
176
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
177
	select CPU_CACHE_VIVT
178
	select CPU_CP15_MMU
179 180
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
181 182 183 184 185 186 187 188
	help
	  This is a variant of the ARM920.  It has slightly different
	  instruction sequences for cache and TLB operations.  Curiously,
	  there is no documentation on it at the ARM corporate website.

	  Say Y if you want support for the ARM926T processor.
	  Otherwise, say N.

P
Paulius Zaleckas 已提交
189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
# FA526
config CPU_FA526
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
	select CPU_PABRT_NOIFAR
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_CACHE_FA
	select CPU_COPY_FA if MMU
	select CPU_TLB_FA if MMU
	help
	  The FA526 is a version of the ARMv4 compatible processor with
	  Branch Target Buffer, Unified TLB and cache line size 16.

	  Say Y if you want support for the FA526 processor.
	  Otherwise, say N.

207 208 209
# ARM940T
config CPU_ARM940T
	bool "Support ARM940T processor" if ARCH_INTEGRATOR
210
	depends on !MMU
211
	select CPU_32v4T
212
	select CPU_ABRT_NOMMU
213
	select CPU_PABRT_NOIFAR
214 215 216 217
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM940T is a member of the ARM9TDMI family of general-
M
Matt LaPlante 已提交
218
	  purpose microprocessors with MPU and separate 4KB
219 220 221 222 223 224
	  instruction and 4KB data cases, each with a 4-word line
	  length.

	  Say Y if you want support for the ARM940T processor.
	  Otherwise, say N.

225 226 227
# ARM946E-S
config CPU_ARM946E
	bool "Support ARM946E-S processor" if ARCH_INTEGRATOR
228
	depends on !MMU
229
	select CPU_32v5
230
	select CPU_ABRT_NOMMU
231
	select CPU_PABRT_NOIFAR
232 233 234 235 236 237 238 239 240 241
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM946E-S is a member of the ARM9E-S family of high-
	  performance, 32-bit system-on-chip processor solutions.
	  The TCM and ARMv5TE 32-bit instruction set is supported.

	  Say Y if you want support for the ARM946E-S processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
242 243
# ARM1020 - needs validating
config CPU_ARM1020
244
	bool "Support ARM1020T (rev 0) processor" if ARCH_INTEGRATOR
L
Linus Torvalds 已提交
245 246
	select CPU_32v5
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
247
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
248 249
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
250
	select CPU_CP15_MMU
251 252
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
253 254 255 256 257 258 259 260 261
	help
	  The ARM1020 is the 32K cached version of the ARM10 processor,
	  with an addition of a floating-point unit.

	  Say Y if you want support for the ARM1020 processor.
	  Otherwise, say N.

# ARM1020E - needs validating
config CPU_ARM1020E
262
	bool "Support ARM1020E processor" if ARCH_INTEGRATOR
L
Linus Torvalds 已提交
263 264
	select CPU_32v5
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
265
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
266 267
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
268
	select CPU_CP15_MMU
269 270
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
271 272 273 274
	depends on n

# ARM1022E
config CPU_ARM1022
275
	bool "Support ARM1022E processor" if ARCH_INTEGRATOR
L
Linus Torvalds 已提交
276 277
	select CPU_32v5
	select CPU_ABRT_EV4T
P
Paul Brook 已提交
278
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
279
	select CPU_CACHE_VIVT
280
	select CPU_CP15_MMU
281 282
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
283 284 285 286 287 288 289 290 291 292
	help
	  The ARM1022E is an implementation of the ARMv5TE architecture
	  based upon the ARM10 integer core with a 16KiB L1 Harvard cache,
	  embedded trace macrocell, and a floating-point unit.

	  Say Y if you want support for the ARM1022E processor.
	  Otherwise, say N.

# ARM1026EJ-S
config CPU_ARM1026
293
	bool "Support ARM1026EJ-S processor" if ARCH_INTEGRATOR
L
Linus Torvalds 已提交
294 295
	select CPU_32v5
	select CPU_ABRT_EV5T # But need Jazelle, but EV5TJ ignores bit 10
P
Paul Brook 已提交
296
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
297
	select CPU_CACHE_VIVT
298
	select CPU_CP15_MMU
299 300
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
301 302 303 304 305 306 307 308 309
	help
	  The ARM1026EJ-S is an implementation of the ARMv5TEJ architecture
	  based upon the ARM10 integer core.

	  Say Y if you want support for the ARM1026EJ-S processor.
	  Otherwise, say N.

# SA110
config CPU_SA110
310
	bool "Support StrongARM(R) SA-110 processor" if ARCH_RPC
L
Linus Torvalds 已提交
311 312 313
	select CPU_32v3 if ARCH_RPC
	select CPU_32v4 if !ARCH_RPC
	select CPU_ABRT_EV4
P
Paul Brook 已提交
314
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
315 316
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
317
	select CPU_CP15_MMU
318 319
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WB if MMU
L
Linus Torvalds 已提交
320 321 322 323 324 325 326 327 328 329 330 331 332 333
	help
	  The Intel StrongARM(R) SA-110 is a 32-bit microprocessor and
	  is available at five speeds ranging from 100 MHz to 233 MHz.
	  More information is available at
	  <http://developer.intel.com/design/strong/sa110.htm>.

	  Say Y if you want support for the SA-110 processor.
	  Otherwise, say N.

# SA1100
config CPU_SA1100
	bool
	select CPU_32v4
	select CPU_ABRT_EV4
P
Paul Brook 已提交
334
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
335 336
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
337
	select CPU_CP15_MMU
338
	select CPU_TLB_V4WB if MMU
L
Linus Torvalds 已提交
339 340 341 342 343 344

# XScale
config CPU_XSCALE
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
P
Paul Brook 已提交
345
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
346
	select CPU_CACHE_VIVT
347
	select CPU_CP15_MMU
348
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
349

350 351 352 353 354
# XScale Core Version 3
config CPU_XSC3
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
355
	select CPU_PABRT_NOIFAR
356
	select CPU_CACHE_VIVT
357
	select CPU_CP15_MMU
358
	select CPU_TLB_V4WBI if MMU
359 360
	select IO_36

361 362 363 364 365 366 367 368 369 370 371
# Marvell PJ1 (Mohawk)
config CPU_MOHAWK
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_PABRT_NOIFAR
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
	select CPU_TLB_V4WBI if MMU
	select CPU_COPY_V4WB if MMU

372 373 374 375 376
# Feroceon
config CPU_FEROCEON
	bool
	select CPU_32v5
	select CPU_ABRT_EV5T
P
Paul Brook 已提交
377
	select CPU_PABRT_NOIFAR
378 379
	select CPU_CACHE_VIVT
	select CPU_CP15_MMU
380
	select CPU_COPY_FEROCEON if MMU
381
	select CPU_TLB_FEROCEON if MMU
382

383 384 385 386 387 388 389 390 391
config CPU_FEROCEON_OLD_ID
	bool "Accept early Feroceon cores with an ARM926 ID"
	depends on CPU_FEROCEON && !CPU_ARM926T
	default y
	help
	  This enables the usage of some old Feroceon cores
	  for which the CPU ID is equal to the ARM926 ID.
	  Relevant for Feroceon-1850 and early Feroceon-2850.

L
Linus Torvalds 已提交
392 393
# ARMv6
config CPU_V6
394
	bool "Support ARM V6 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
L
Linus Torvalds 已提交
395 396
	select CPU_32v6
	select CPU_ABRT_EV6
P
Paul Brook 已提交
397
	select CPU_PABRT_NOIFAR
L
Linus Torvalds 已提交
398 399
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
400
	select CPU_CP15_MMU
401
	select CPU_HAS_ASID if MMU
402 403
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU
L
Linus Torvalds 已提交
404

405 406 407 408
# ARMv6k
config CPU_32v6K
	bool "Support ARM V6K processor extensions" if !SMP
	depends on CPU_V6
409
	default y if SMP && !ARCH_MX3
410 411 412 413 414 415 416
	help
	  Say Y here if your ARMv6 processor supports the 'K' extension.
	  This enables the kernel to use some instructions not present
	  on previous processors, and as such a kernel build with this
	  enabled will not boot on processors with do not support these
	  instructions.

417 418
# ARMv7
config CPU_V7
419
	bool "Support ARM V7 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB || MACH_REALVIEW_PBX
420 421 422
	select CPU_32v6K
	select CPU_32v7
	select CPU_ABRT_EV7
P
Paul Brook 已提交
423
	select CPU_PABRT_IFAR
424 425 426
	select CPU_CACHE_V7
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
427
	select CPU_HAS_ASID if MMU
428
	select CPU_COPY_V6 if MMU
429
	select CPU_TLB_V7 if MMU
430

L
Linus Torvalds 已提交
431 432 433 434
# Figure out what processor architecture version we should be using.
# This defines the compiler instruction set which depends on the machine type.
config CPU_32v3
	bool
435
	select TLS_REG_EMUL if SMP || !MMU
436
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
437 438 439

config CPU_32v4
	bool
440
	select TLS_REG_EMUL if SMP || !MMU
441
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
442

443 444 445 446 447
config CPU_32v4T
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP

L
Linus Torvalds 已提交
448 449
config CPU_32v5
	bool
450
	select TLS_REG_EMUL if SMP || !MMU
451
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
452 453 454

config CPU_32v6
	bool
455
	select TLS_REG_EMUL if !CPU_32v6K && !MMU
L
Linus Torvalds 已提交
456

457 458 459
config CPU_32v7
	bool

L
Linus Torvalds 已提交
460
# The abort model
461 462 463
config CPU_ABRT_NOMMU
	bool

L
Linus Torvalds 已提交
464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481
config CPU_ABRT_EV4
	bool

config CPU_ABRT_EV4T
	bool

config CPU_ABRT_LV4T
	bool

config CPU_ABRT_EV5T
	bool

config CPU_ABRT_EV5TJ
	bool

config CPU_ABRT_EV6
	bool

482 483 484
config CPU_ABRT_EV7
	bool

P
Paul Brook 已提交
485 486 487 488 489 490
config CPU_PABRT_IFAR
	bool

config CPU_PABRT_NOIFAR
	bool

L
Linus Torvalds 已提交
491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506
# The cache model
config CPU_CACHE_V3
	bool

config CPU_CACHE_V4
	bool

config CPU_CACHE_V4WT
	bool

config CPU_CACHE_V4WB
	bool

config CPU_CACHE_V6
	bool

507 508 509
config CPU_CACHE_V7
	bool

L
Linus Torvalds 已提交
510 511 512 513 514 515
config CPU_CACHE_VIVT
	bool

config CPU_CACHE_VIPT
	bool

P
Paulius Zaleckas 已提交
516 517 518
config CPU_CACHE_FA
	bool

519
if MMU
L
Linus Torvalds 已提交
520 521 522 523 524 525 526 527 528 529
# The copy-page model
config CPU_COPY_V3
	bool

config CPU_COPY_V4WT
	bool

config CPU_COPY_V4WB
	bool

530 531 532
config CPU_COPY_FEROCEON
	bool

P
Paulius Zaleckas 已提交
533 534 535
config CPU_COPY_FA
	bool

L
Linus Torvalds 已提交
536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560
config CPU_COPY_V6
	bool

# This selects the TLB model
config CPU_TLB_V3
	bool
	help
	  ARM Architecture Version 3 TLB.

config CPU_TLB_V4WT
	bool
	help
	  ARM Architecture Version 4 TLB with writethrough cache.

config CPU_TLB_V4WB
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache.

config CPU_TLB_V4WBI
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache and invalidate
	  instruction cache entry.

561 562 563 564 565
config CPU_TLB_FEROCEON
	bool
	help
	  Feroceon TLB (v4wbi with non-outer-cachable page table walks).

P
Paulius Zaleckas 已提交
566 567 568 569 570 571 572
config CPU_TLB_FA
	bool
	help
	  Faraday ARM FA526 architecture, unified TLB with writeback cache
	  and invalidate instruction cache entry. Branch target buffer is
	  also supported.

L
Linus Torvalds 已提交
573 574 575
config CPU_TLB_V6
	bool

576 577 578
config CPU_TLB_V7
	bool

579 580
endif

581 582 583 584 585 586
config CPU_HAS_ASID
	bool
	help
	  This indicates whether the CPU has the ASID register; used to
	  tag TLB and possibly cache entries.

587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603
config CPU_CP15
	bool
	help
	  Processor has the CP15 register.

config CPU_CP15_MMU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MMU related registers.

config CPU_CP15_MPU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MPU related registers.

604 605 606 607 608 609
#
# CPU supports 36-bit I/O
#
config IO_36
	bool

L
Linus Torvalds 已提交
610 611 612 613
comment "Processor Features"

config ARM_THUMB
	bool "Support Thumb user binaries"
614
	depends on CPU_ARM720T || CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_V6 || CPU_V7 || CPU_FEROCEON
L
Linus Torvalds 已提交
615 616 617 618 619 620 621 622 623 624 625
	default y
	help
	  Say Y if you want to include kernel support for running user space
	  Thumb binaries.

	  The Thumb instruction set is a compressed form of the standard ARM
	  instruction set resulting in smaller binaries at the expense of
	  slightly less efficient code.

	  If you don't know what this all is, saying Y is a safe choice.

626 627 628 629 630 631 632
config ARM_THUMBEE
	bool "Enable ThumbEE CPU extension"
	depends on CPU_V7
	help
	  Say Y here if you have a CPU with the ThumbEE extension and code to
	  make use of it. Say N for code that can run on CPUs without ThumbEE.

L
Linus Torvalds 已提交
633 634 635 636 637 638 639 640 641
config CPU_BIG_ENDIAN
	bool "Build big-endian kernel"
	depends on ARCH_SUPPORTS_BIG_ENDIAN
	help
	  Say Y if you plan on running a kernel in big-endian mode.
	  Note that your board must be properly built and your board
	  port must properly enable any big-endian related features
	  of your chipset/board/processor.

642
config CPU_HIGH_VECTOR
643
	depends on !MMU && CPU_CP15 && !CPU_ARM740T
644 645 646 647 648 649 650 651 652 653
	bool "Select the High exception vector"
	default n
	help
	  Say Y here to select high exception vector(0xFFFF0000~).
	  The exception vector can be vary depending on the platform
	  design in nommu mode. If your platform needs to select
	  high exception vector, say Y.
	  Otherwise or if you are unsure, say N, and the low exception
	  vector (0x00000000~) will be used.

L
Linus Torvalds 已提交
654
config CPU_ICACHE_DISABLE
655 656
	bool "Disable I-Cache (I-bit)"
	depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3)
L
Linus Torvalds 已提交
657 658 659 660 661
	help
	  Say Y here to disable the processor instruction cache. Unless
	  you have a reason not to or are unsure, say N.

config CPU_DCACHE_DISABLE
662 663
	bool "Disable D-Cache (C-bit)"
	depends on CPU_CP15
L
Linus Torvalds 已提交
664 665 666 667
	help
	  Say Y here to disable the processor data cache. Unless
	  you have a reason not to or are unsure, say N.

668 669 670 671 672 673 674 675 676 677 678 679 680
config CPU_DCACHE_SIZE
	hex
	depends on CPU_ARM740T || CPU_ARM946E
	default 0x00001000 if CPU_ARM740T
	default 0x00002000 # default size for ARM946E-S
	help
	  Some cores are synthesizable to have various sized cache. For
	  ARM946E-S case, it can vary from 0KB to 1MB.
	  To support such cache operations, it is efficient to know the size
	  before compile time.
	  If your SoC is configured to have a different size, define the value
	  here with proper conditions.

L
Linus Torvalds 已提交
681 682
config CPU_DCACHE_WRITETHROUGH
	bool "Force write through D-cache"
P
Paulius Zaleckas 已提交
683
	depends on (CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_FA526) && !CPU_DCACHE_DISABLE
L
Linus Torvalds 已提交
684 685 686 687 688 689 690
	default y if CPU_ARM925T
	help
	  Say Y here to use the data cache in writethrough mode. Unless you
	  specifically require this or are unsure, say N.

config CPU_CACHE_ROUND_ROBIN
	bool "Round robin I and D cache replacement algorithm"
691
	depends on (CPU_ARM926T || CPU_ARM946E || CPU_ARM1020) && (!CPU_ICACHE_DISABLE || !CPU_DCACHE_DISABLE)
L
Linus Torvalds 已提交
692 693 694 695 696 697
	help
	  Say Y here to use the predictable round-robin cache replacement
	  policy.  Unless you specifically require this or are unsure, say N.

config CPU_BPREDICT_DISABLE
	bool "Disable branch prediction"
698
	depends on CPU_ARM1020 || CPU_V6 || CPU_MOHAWK || CPU_XSC3 || CPU_V7 || CPU_FA526
L
Linus Torvalds 已提交
699 700
	help
	  Say Y here to disable branch prediction.  If unsure, say N.
701

702 703 704
config TLS_REG_EMUL
	bool
	help
705 706 707
	  An SMP system using a pre-ARMv6 processor (there are apparently
	  a few prototypes like that in existence) and therefore access to
	  that required register must be emulated.
708

709 710
config HAS_TLS_REG
	bool
711 712
	depends on !TLS_REG_EMUL
	default y if SMP || CPU_32v7
713 714
	help
	  This selects support for the CP15 thread register.
715 716 717 718
	  It is defined to be available on some ARMv6 processors (including
	  all SMP capable ARMv6's) or later processors.  User space may
	  assume directly accessing that register and always obtain the
	  expected value only on ARMv7 and above.
719

720 721 722 723 724 725 726
config NEEDS_SYSCALL_FOR_CMPXCHG
	bool
	help
	  SMP on a pre-ARMv6 processor?  Well OK then.
	  Forget about fast user space cmpxchg support.
	  It is just not possible.

727 728 729
config OUTER_CACHE
	bool
	default n
730

731 732
config CACHE_FEROCEON_L2
	bool "Enable the Feroceon L2 cache controller"
733
	depends on ARCH_KIRKWOOD || ARCH_MV78XX0
734 735 736 737 738
	default y
	select OUTER_CACHE
	help
	  This option enables the Feroceon L2 cache controller.

739 740 741 742 743 744 745 746
config CACHE_FEROCEON_L2_WRITETHROUGH
	bool "Force Feroceon L2 cache write through"
	depends on CACHE_FEROCEON_L2
	default n
	help
	  Say Y here to use the Feroceon L2 cache in writethrough mode.
	  Unless you specifically require this, say N for writeback mode.

747
config CACHE_L2X0
748
	bool "Enable the L2x0 outer cache controller"
749
	depends on REALVIEW_EB_ARM11MP || MACH_REALVIEW_PB11MP || MACH_REALVIEW_PB1176 || \
750
		   REALVIEW_EB_A9MP || ARCH_MX35 || ARCH_MX31 || MACH_REALVIEW_PBX
751
	default y
752
	select OUTER_CACHE
753 754
	help
	  This option enables the L2x0 PrimeCell.
755 756 757 758 759 760 761 762

config CACHE_XSC3L2
	bool "Enable the L2 cache on XScale3"
	depends on CPU_XSC3
	default y
	select OUTER_CACHE
	help
	  This option enables the L2 cache on XScale3.