entry.S 15.8 KB
Newer Older
C
Catalin Marinas 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
/*
 * Low-level exception handling code
 *
 * Copyright (C) 2012 ARM Ltd.
 * Authors:	Catalin Marinas <catalin.marinas@arm.com>
 *		Will Deacon <will.deacon@arm.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/init.h>
#include <linux/linkage.h>

#include <asm/assembler.h>
#include <asm/asm-offsets.h>
#include <asm/errno.h>
27
#include <asm/esr.h>
C
Catalin Marinas 已提交
28 29 30
#include <asm/thread_info.h>
#include <asm/unistd.h>

L
Larry Bassel 已提交
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
/*
 * Context tracking subsystem.  Used to instrument transitions
 * between user and kernel mode.
 */
	.macro ct_user_exit, syscall = 0
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_exit
	.if \syscall == 1
	/*
	 * Save/restore needed during syscalls.  Restore syscall arguments from
	 * the values already saved on stack during kernel_entry.
	 */
	ldp	x0, x1, [sp]
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	.endif
#endif
	.endm

	.macro ct_user_enter
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_enter
#endif
	.endm

C
Catalin Marinas 已提交
57 58 59 60 61 62 63 64 65 66
/*
 * Bad Abort numbers
 *-----------------
 */
#define BAD_SYNC	0
#define BAD_IRQ		1
#define BAD_FIQ		2
#define BAD_ERROR	3

	.macro	kernel_entry, el, regsize = 64
67
	sub	sp, sp, #S_FRAME_SIZE
C
Catalin Marinas 已提交
68 69 70
	.if	\regsize == 32
	mov	w0, w0				// zero upper 32 bits of x0
	.endif
71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86
	stp	x0, x1, [sp, #16 * 0]
	stp	x2, x3, [sp, #16 * 1]
	stp	x4, x5, [sp, #16 * 2]
	stp	x6, x7, [sp, #16 * 3]
	stp	x8, x9, [sp, #16 * 4]
	stp	x10, x11, [sp, #16 * 5]
	stp	x12, x13, [sp, #16 * 6]
	stp	x14, x15, [sp, #16 * 7]
	stp	x16, x17, [sp, #16 * 8]
	stp	x18, x19, [sp, #16 * 9]
	stp	x20, x21, [sp, #16 * 10]
	stp	x22, x23, [sp, #16 * 11]
	stp	x24, x25, [sp, #16 * 12]
	stp	x26, x27, [sp, #16 * 13]
	stp	x28, x29, [sp, #16 * 14]

C
Catalin Marinas 已提交
87 88
	.if	\el == 0
	mrs	x21, sp_el0
89 90 91
	get_thread_info tsk			// Ensure MDSCR_EL1.SS is clear,
	ldr	x19, [tsk, #TI_FLAGS]		// since we can unmask debug
	disable_step_tsk x19, x20		// exceptions when scheduling.
C
Catalin Marinas 已提交
92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119
	.else
	add	x21, sp, #S_FRAME_SIZE
	.endif
	mrs	x22, elr_el1
	mrs	x23, spsr_el1
	stp	lr, x21, [sp, #S_LR]
	stp	x22, x23, [sp, #S_PC]

	/*
	 * Set syscallno to -1 by default (overridden later if real syscall).
	 */
	.if	\el == 0
	mvn	x21, xzr
	str	x21, [sp, #S_SYSCALLNO]
	.endif

	/*
	 * Registers that may be useful after this macro is invoked:
	 *
	 * x21 - aborted SP
	 * x22 - aborted PC
	 * x23 - aborted PSTATE
	*/
	.endm

	.macro	kernel_exit, el, ret = 0
	ldp	x21, x22, [sp, #S_PC]		// load ELR, SPSR
	.if	\el == 0
L
Larry Bassel 已提交
120
	ct_user_enter
C
Catalin Marinas 已提交
121
	ldr	x23, [sp, #S_SP]		// load return stack pointer
122
	msr	sp_el0, x23
C
Catalin Marinas 已提交
123
	.endif
124 125
	msr	elr_el1, x21			// set up the return data
	msr	spsr_el1, x22
C
Catalin Marinas 已提交
126 127 128
	.if	\ret
	ldr	x1, [sp, #S_X1]			// preserve x0 (syscall return)
	.else
129
	ldp	x0, x1, [sp, #16 * 0]
C
Catalin Marinas 已提交
130
	.endif
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
	ldp	x2, x3, [sp, #16 * 1]
	ldp	x4, x5, [sp, #16 * 2]
	ldp	x6, x7, [sp, #16 * 3]
	ldp	x8, x9, [sp, #16 * 4]
	ldp	x10, x11, [sp, #16 * 5]
	ldp	x12, x13, [sp, #16 * 6]
	ldp	x14, x15, [sp, #16 * 7]
	ldp	x16, x17, [sp, #16 * 8]
	ldp	x18, x19, [sp, #16 * 9]
	ldp	x20, x21, [sp, #16 * 10]
	ldp	x22, x23, [sp, #16 * 11]
	ldp	x24, x25, [sp, #16 * 12]
	ldp	x26, x27, [sp, #16 * 13]
	ldp	x28, x29, [sp, #16 * 14]
	ldr	lr, [sp, #S_LR]
	add	sp, sp, #S_FRAME_SIZE		// restore sp
C
Catalin Marinas 已提交
147 148 149 150 151
	eret					// return to kernel
	.endm

	.macro	get_thread_info, rd
	mov	\rd, sp
152
	and	\rd, \rd, #~(THREAD_SIZE - 1)	// top of stack
C
Catalin Marinas 已提交
153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270
	.endm

/*
 * These are the registers used in the syscall handler, and allow us to
 * have in theory up to 7 arguments to a function - x0 to x6.
 *
 * x7 is reserved for the system call number in 32-bit mode.
 */
sc_nr	.req	x25		// number of system calls
scno	.req	x26		// syscall number
stbl	.req	x27		// syscall table pointer
tsk	.req	x28		// current thread_info

/*
 * Interrupt handling.
 */
	.macro	irq_handler
	ldr	x1, handle_arch_irq
	mov	x0, sp
	blr	x1
	.endm

	.text

/*
 * Exception vectors.
 */

	.align	11
ENTRY(vectors)
	ventry	el1_sync_invalid		// Synchronous EL1t
	ventry	el1_irq_invalid			// IRQ EL1t
	ventry	el1_fiq_invalid			// FIQ EL1t
	ventry	el1_error_invalid		// Error EL1t

	ventry	el1_sync			// Synchronous EL1h
	ventry	el1_irq				// IRQ EL1h
	ventry	el1_fiq_invalid			// FIQ EL1h
	ventry	el1_error_invalid		// Error EL1h

	ventry	el0_sync			// Synchronous 64-bit EL0
	ventry	el0_irq				// IRQ 64-bit EL0
	ventry	el0_fiq_invalid			// FIQ 64-bit EL0
	ventry	el0_error_invalid		// Error 64-bit EL0

#ifdef CONFIG_COMPAT
	ventry	el0_sync_compat			// Synchronous 32-bit EL0
	ventry	el0_irq_compat			// IRQ 32-bit EL0
	ventry	el0_fiq_invalid_compat		// FIQ 32-bit EL0
	ventry	el0_error_invalid_compat	// Error 32-bit EL0
#else
	ventry	el0_sync_invalid		// Synchronous 32-bit EL0
	ventry	el0_irq_invalid			// IRQ 32-bit EL0
	ventry	el0_fiq_invalid			// FIQ 32-bit EL0
	ventry	el0_error_invalid		// Error 32-bit EL0
#endif
END(vectors)

/*
 * Invalid mode handlers
 */
	.macro	inv_entry, el, reason, regsize = 64
	kernel_entry el, \regsize
	mov	x0, sp
	mov	x1, #\reason
	mrs	x2, esr_el1
	b	bad_mode
	.endm

el0_sync_invalid:
	inv_entry 0, BAD_SYNC
ENDPROC(el0_sync_invalid)

el0_irq_invalid:
	inv_entry 0, BAD_IRQ
ENDPROC(el0_irq_invalid)

el0_fiq_invalid:
	inv_entry 0, BAD_FIQ
ENDPROC(el0_fiq_invalid)

el0_error_invalid:
	inv_entry 0, BAD_ERROR
ENDPROC(el0_error_invalid)

#ifdef CONFIG_COMPAT
el0_fiq_invalid_compat:
	inv_entry 0, BAD_FIQ, 32
ENDPROC(el0_fiq_invalid_compat)

el0_error_invalid_compat:
	inv_entry 0, BAD_ERROR, 32
ENDPROC(el0_error_invalid_compat)
#endif

el1_sync_invalid:
	inv_entry 1, BAD_SYNC
ENDPROC(el1_sync_invalid)

el1_irq_invalid:
	inv_entry 1, BAD_IRQ
ENDPROC(el1_irq_invalid)

el1_fiq_invalid:
	inv_entry 1, BAD_FIQ
ENDPROC(el1_fiq_invalid)

el1_error_invalid:
	inv_entry 1, BAD_ERROR
ENDPROC(el1_error_invalid)

/*
 * EL1 mode handlers.
 */
	.align	6
el1_sync:
	kernel_entry 1
	mrs	x1, esr_el1			// read the syndrome register
271 272
	lsr	x24, x1, #ESR_EL1_EC_SHIFT	// exception class
	cmp	x24, #ESR_EL1_EC_DABT_EL1	// data abort in EL1
C
Catalin Marinas 已提交
273
	b.eq	el1_da
274
	cmp	x24, #ESR_EL1_EC_SYS64		// configurable trap
C
Catalin Marinas 已提交
275
	b.eq	el1_undef
276
	cmp	x24, #ESR_EL1_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
277
	b.eq	el1_sp_pc
278
	cmp	x24, #ESR_EL1_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
279
	b.eq	el1_sp_pc
280
	cmp	x24, #ESR_EL1_EC_UNKNOWN	// unknown exception in EL1
C
Catalin Marinas 已提交
281
	b.eq	el1_undef
282
	cmp	x24, #ESR_EL1_EC_BREAKPT_EL1	// debug exception in EL1
C
Catalin Marinas 已提交
283 284 285 286 287 288 289
	b.ge	el1_dbg
	b	el1_inv
el1_da:
	/*
	 * Data abort handling
	 */
	mrs	x0, far_el1
290
	enable_dbg
C
Catalin Marinas 已提交
291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
	// re-enable interrupts if they were enabled in the aborted context
	tbnz	x23, #7, 1f			// PSR_I_BIT
	enable_irq
1:
	mov	x2, sp				// struct pt_regs
	bl	do_mem_abort

	// disable interrupts before pulling preserved data off the stack
	disable_irq
	kernel_exit 1
el1_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
	mrs	x0, far_el1
306
	enable_dbg
C
Catalin Marinas 已提交
307 308 309 310 311 312
	mov	x2, sp
	b	do_sp_pc_abort
el1_undef:
	/*
	 * Undefined instruction
	 */
313
	enable_dbg
C
Catalin Marinas 已提交
314 315 316 317 318 319
	mov	x0, sp
	b	do_undefinstr
el1_dbg:
	/*
	 * Debug exception handling
	 */
320 321
	cmp	x24, #ESR_EL1_EC_BRK64		// if BRK64
	cinc	x24, x24, eq			// set bit '0'
C
Catalin Marinas 已提交
322 323 324 325 326 327 328
	tbz	x24, #0, el1_inv		// EL1 only
	mrs	x0, far_el1
	mov	x2, sp				// struct pt_regs
	bl	do_debug_exception
	kernel_exit 1
el1_inv:
	// TODO: add support for undefined instructions in kernel mode
329
	enable_dbg
C
Catalin Marinas 已提交
330 331 332 333 334 335 336 337 338
	mov	x0, sp
	mov	x1, #BAD_SYNC
	mrs	x2, esr_el1
	b	bad_mode
ENDPROC(el1_sync)

	.align	6
el1_irq:
	kernel_entry 1
339
	enable_dbg
C
Catalin Marinas 已提交
340 341 342
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
343

C
Catalin Marinas 已提交
344
	irq_handler
345

C
Catalin Marinas 已提交
346
#ifdef CONFIG_PREEMPT
347
	get_thread_info tsk
N
Neil Zhang 已提交
348
	ldr	w24, [tsk, #TI_PREEMPT]		// get preempt count
349
	cbnz	w24, 1f				// preempt count != 0
C
Catalin Marinas 已提交
350 351 352 353 354 355 356 357 358 359 360 361 362 363
	ldr	x0, [tsk, #TI_FLAGS]		// get flags
	tbz	x0, #TIF_NEED_RESCHED, 1f	// needs rescheduling?
	bl	el1_preempt
1:
#endif
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	kernel_exit 1
ENDPROC(el1_irq)

#ifdef CONFIG_PREEMPT
el1_preempt:
	mov	x24, lr
364
1:	bl	preempt_schedule_irq		// irq en/disable is done inside
C
Catalin Marinas 已提交
365 366 367 368 369 370 371 372 373 374 375 376
	ldr	x0, [tsk, #TI_FLAGS]		// get new tasks TI_FLAGS
	tbnz	x0, #TIF_NEED_RESCHED, 1b	// needs rescheduling?
	ret	x24
#endif

/*
 * EL0 mode handlers.
 */
	.align	6
el0_sync:
	kernel_entry 0
	mrs	x25, esr_el1			// read the syndrome register
377 378
	lsr	x24, x25, #ESR_EL1_EC_SHIFT	// exception class
	cmp	x24, #ESR_EL1_EC_SVC64		// SVC in 64-bit state
C
Catalin Marinas 已提交
379
	b.eq	el0_svc
380
	cmp	x24, #ESR_EL1_EC_DABT_EL0	// data abort in EL0
C
Catalin Marinas 已提交
381
	b.eq	el0_da
382
	cmp	x24, #ESR_EL1_EC_IABT_EL0	// instruction abort in EL0
C
Catalin Marinas 已提交
383
	b.eq	el0_ia
384
	cmp	x24, #ESR_EL1_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
385
	b.eq	el0_fpsimd_acc
386
	cmp	x24, #ESR_EL1_EC_FP_EXC64	// FP/ASIMD exception
C
Catalin Marinas 已提交
387
	b.eq	el0_fpsimd_exc
388
	cmp	x24, #ESR_EL1_EC_SYS64		// configurable trap
C
Catalin Marinas 已提交
389
	b.eq	el0_undef
390
	cmp	x24, #ESR_EL1_EC_SP_ALIGN	// stack alignment exception
C
Catalin Marinas 已提交
391
	b.eq	el0_sp_pc
392
	cmp	x24, #ESR_EL1_EC_PC_ALIGN	// pc alignment exception
C
Catalin Marinas 已提交
393
	b.eq	el0_sp_pc
394
	cmp	x24, #ESR_EL1_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
395
	b.eq	el0_undef
396
	cmp	x24, #ESR_EL1_EC_BREAKPT_EL0	// debug exception in EL0
C
Catalin Marinas 已提交
397 398 399 400 401 402 403 404
	b.ge	el0_dbg
	b	el0_inv

#ifdef CONFIG_COMPAT
	.align	6
el0_sync_compat:
	kernel_entry 0, 32
	mrs	x25, esr_el1			// read the syndrome register
405 406
	lsr	x24, x25, #ESR_EL1_EC_SHIFT	// exception class
	cmp	x24, #ESR_EL1_EC_SVC32		// SVC in 32-bit state
C
Catalin Marinas 已提交
407
	b.eq	el0_svc_compat
408
	cmp	x24, #ESR_EL1_EC_DABT_EL0	// data abort in EL0
C
Catalin Marinas 已提交
409
	b.eq	el0_da
410
	cmp	x24, #ESR_EL1_EC_IABT_EL0	// instruction abort in EL0
C
Catalin Marinas 已提交
411
	b.eq	el0_ia
412
	cmp	x24, #ESR_EL1_EC_FP_ASIMD	// FP/ASIMD access
C
Catalin Marinas 已提交
413
	b.eq	el0_fpsimd_acc
414
	cmp	x24, #ESR_EL1_EC_FP_EXC32	// FP/ASIMD exception
C
Catalin Marinas 已提交
415
	b.eq	el0_fpsimd_exc
416
	cmp	x24, #ESR_EL1_EC_UNKNOWN	// unknown exception in EL0
C
Catalin Marinas 已提交
417
	b.eq	el0_undef
418 419 420 421 422 423 424 425 426 427
	cmp	x24, #ESR_EL1_EC_CP15_32	// CP15 MRC/MCR trap
	b.eq	el0_undef
	cmp	x24, #ESR_EL1_EC_CP15_64	// CP15 MRRC/MCRR trap
	b.eq	el0_undef
	cmp	x24, #ESR_EL1_EC_CP14_MR	// CP14 MRC/MCR trap
	b.eq	el0_undef
	cmp	x24, #ESR_EL1_EC_CP14_LS	// CP14 LDC/STC trap
	b.eq	el0_undef
	cmp	x24, #ESR_EL1_EC_CP14_64	// CP14 MRRC/MCRR trap
	b.eq	el0_undef
428
	cmp	x24, #ESR_EL1_EC_BREAKPT_EL0	// debug exception in EL0
C
Catalin Marinas 已提交
429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449
	b.ge	el0_dbg
	b	el0_inv
el0_svc_compat:
	/*
	 * AArch32 syscall handling
	 */
	adr	stbl, compat_sys_call_table	// load compat syscall table pointer
	uxtw	scno, w7			// syscall number in w7 (r7)
	mov     sc_nr, #__NR_compat_syscalls
	b	el0_svc_naked

	.align	6
el0_irq_compat:
	kernel_entry 0, 32
	b	el0_irq_naked
#endif

el0_da:
	/*
	 * Data abort handling
	 */
450
	mrs	x26, far_el1
C
Catalin Marinas 已提交
451
	// enable interrupts before calling the main handler
452
	enable_dbg_and_irq
L
Larry Bassel 已提交
453
	ct_user_exit
454
	bic	x0, x26, #(0xff << 56)
C
Catalin Marinas 已提交
455 456
	mov	x1, x25
	mov	x2, sp
457 458
	bl	do_mem_abort
	b	ret_to_user
C
Catalin Marinas 已提交
459 460 461 462
el0_ia:
	/*
	 * Instruction abort handling
	 */
463
	mrs	x26, far_el1
C
Catalin Marinas 已提交
464
	// enable interrupts before calling the main handler
465
	enable_dbg_and_irq
L
Larry Bassel 已提交
466
	ct_user_exit
467
	mov	x0, x26
C
Catalin Marinas 已提交
468 469
	orr	x1, x25, #1 << 24		// use reserved ISS bit for instruction aborts
	mov	x2, sp
470 471
	bl	do_mem_abort
	b	ret_to_user
C
Catalin Marinas 已提交
472 473 474 475
el0_fpsimd_acc:
	/*
	 * Floating Point or Advanced SIMD access
	 */
476
	enable_dbg
L
Larry Bassel 已提交
477
	ct_user_exit
C
Catalin Marinas 已提交
478 479
	mov	x0, x25
	mov	x1, sp
480 481
	bl	do_fpsimd_acc
	b	ret_to_user
C
Catalin Marinas 已提交
482 483 484 485
el0_fpsimd_exc:
	/*
	 * Floating Point or Advanced SIMD exception
	 */
486
	enable_dbg
L
Larry Bassel 已提交
487
	ct_user_exit
C
Catalin Marinas 已提交
488 489
	mov	x0, x25
	mov	x1, sp
490 491
	bl	do_fpsimd_exc
	b	ret_to_user
C
Catalin Marinas 已提交
492 493 494 495
el0_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
496
	mrs	x26, far_el1
C
Catalin Marinas 已提交
497
	// enable interrupts before calling the main handler
498
	enable_dbg_and_irq
499
	mov	x0, x26
C
Catalin Marinas 已提交
500 501
	mov	x1, x25
	mov	x2, sp
502 503
	bl	do_sp_pc_abort
	b	ret_to_user
C
Catalin Marinas 已提交
504 505 506 507
el0_undef:
	/*
	 * Undefined instruction
	 */
508
	// enable interrupts before calling the main handler
509
	enable_dbg_and_irq
L
Larry Bassel 已提交
510
	ct_user_exit
511
	mov	x0, sp
512 513
	bl	do_undefinstr
	b	ret_to_user
C
Catalin Marinas 已提交
514 515 516 517 518 519 520 521
el0_dbg:
	/*
	 * Debug exception handling
	 */
	tbnz	x24, #0, el0_inv		// EL0 only
	mrs	x0, far_el1
	mov	x1, x25
	mov	x2, sp
522 523
	bl	do_debug_exception
	enable_dbg
L
Larry Bassel 已提交
524
	ct_user_exit
525
	b	ret_to_user
C
Catalin Marinas 已提交
526
el0_inv:
527
	enable_dbg
L
Larry Bassel 已提交
528
	ct_user_exit
C
Catalin Marinas 已提交
529 530 531
	mov	x0, sp
	mov	x1, #BAD_SYNC
	mrs	x2, esr_el1
532 533
	bl	bad_mode
	b	ret_to_user
C
Catalin Marinas 已提交
534 535 536 537 538 539 540 541 542 543
ENDPROC(el0_sync)

	.align	6
el0_irq:
	kernel_entry 0
el0_irq_naked:
	enable_dbg
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
544

L
Larry Bassel 已提交
545
	ct_user_exit
C
Catalin Marinas 已提交
546
	irq_handler
547

C
Catalin Marinas 已提交
548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	b	ret_to_user
ENDPROC(el0_irq)

/*
 * Register switch for AArch64. The callee-saved registers need to be saved
 * and restored. On entry:
 *   x0 = previous task_struct (must be preserved across the switch)
 *   x1 = next task_struct
 * Previous and next are guaranteed not to be the same.
 *
 */
ENTRY(cpu_switch_to)
	add	x8, x0, #THREAD_CPU_CONTEXT
	mov	x9, sp
	stp	x19, x20, [x8], #16		// store callee-saved registers
	stp	x21, x22, [x8], #16
	stp	x23, x24, [x8], #16
	stp	x25, x26, [x8], #16
	stp	x27, x28, [x8], #16
	stp	x29, x9, [x8], #16
	str	lr, [x8]
	add	x8, x1, #THREAD_CPU_CONTEXT
	ldp	x19, x20, [x8], #16		// restore callee-saved registers
	ldp	x21, x22, [x8], #16
	ldp	x23, x24, [x8], #16
	ldp	x25, x26, [x8], #16
	ldp	x27, x28, [x8], #16
	ldp	x29, x9, [x8], #16
	ldr	lr, [x8]
	mov	sp, x9
	ret
ENDPROC(cpu_switch_to)

/*
 * This is the fast syscall return path.  We do as little as possible here,
 * and this includes saving x0 back into the kernel stack.
 */
ret_fast_syscall:
	disable_irq				// disable interrupts
	ldr	x1, [tsk, #TI_FLAGS]
	and	x2, x1, #_TIF_WORK_MASK
	cbnz	x2, fast_work_pending
593
	enable_step_tsk x1, x2
C
Catalin Marinas 已提交
594 595 596 597 598 599 600 601 602
	kernel_exit 0, ret = 1

/*
 * Ok, we need to do extra processing, enter the slow path.
 */
fast_work_pending:
	str	x0, [sp, #S_X0]			// returned x0
work_pending:
	tbnz	x1, #TIF_NEED_RESCHED, work_resched
603
	/* TIF_SIGPENDING, TIF_NOTIFY_RESUME or TIF_FOREIGN_FPSTATE case */
C
Catalin Marinas 已提交
604 605 606 607
	ldr	x2, [sp, #S_PSTATE]
	mov	x0, sp				// 'regs'
	tst	x2, #PSR_MODE_MASK		// user mode regs?
	b.ne	no_work_pending			// returning to kernel
608
	enable_irq				// enable interrupts for do_notify_resume()
C
Catalin Marinas 已提交
609 610 611 612 613 614 615 616
	bl	do_notify_resume
	b	ret_to_user
work_resched:
	bl	schedule

/*
 * "slow" syscall return path.
 */
617
ret_to_user:
C
Catalin Marinas 已提交
618 619 620 621
	disable_irq				// disable interrupts
	ldr	x1, [tsk, #TI_FLAGS]
	and	x2, x1, #_TIF_WORK_MASK
	cbnz	x2, work_pending
622
	enable_step_tsk x1, x2
C
Catalin Marinas 已提交
623 624 625 626 627 628 629 630 631
no_work_pending:
	kernel_exit 0, ret = 0
ENDPROC(ret_to_user)

/*
 * This is how we return from a fork.
 */
ENTRY(ret_from_fork)
	bl	schedule_tail
632 633 634 635
	cbz	x19, 1f				// not a kernel thread
	mov	x0, x20
	blr	x19
1:	get_thread_info tsk
C
Catalin Marinas 已提交
636 637 638 639 640 641 642 643 644 645 646 647 648
	b	ret_to_user
ENDPROC(ret_from_fork)

/*
 * SVC handler.
 */
	.align	6
el0_svc:
	adrp	stbl, sys_call_table		// load syscall table pointer
	uxtw	scno, w8			// syscall number in w8
	mov	sc_nr, #__NR_syscalls
el0_svc_naked:					// compat entry point
	stp	x0, scno, [sp, #S_ORIG_X0]	// save the original x0 and syscall number
649
	enable_dbg_and_irq
L
Larry Bassel 已提交
650
	ct_user_exit 1
C
Catalin Marinas 已提交
651

652 653 654
	ldr	x16, [tsk, #TI_FLAGS]		// check for syscall hooks
	tst	x16, #_TIF_SYSCALL_WORK
	b.ne	__sys_trace
C
Catalin Marinas 已提交
655 656 657
	cmp     scno, sc_nr                     // check upper syscall limit
	b.hs	ni_sys
	ldr	x16, [stbl, scno, lsl #3]	// address in the syscall table
658 659
	blr	x16				// call sys_* routine
	b	ret_fast_syscall
C
Catalin Marinas 已提交
660 661
ni_sys:
	mov	x0, sp
662 663
	bl	do_ni_syscall
	b	ret_fast_syscall
C
Catalin Marinas 已提交
664 665 666 667 668 669 670
ENDPROC(el0_svc)

	/*
	 * This is the really slow path.  We're going to be doing context
	 * switches, and waiting for our parent to respond.
	 */
__sys_trace:
671 672
	mov	x0, sp
	bl	syscall_trace_enter
C
Catalin Marinas 已提交
673 674 675
	uxtw	scno, w0			// syscall number (possibly new)
	mov	x1, sp				// pointer to regs
	cmp	scno, sc_nr			// check upper syscall limit
676
	b.hs	__ni_sys_trace
C
Catalin Marinas 已提交
677 678 679 680 681
	ldp	x0, x1, [sp]			// restore the syscall args
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	ldr	x16, [stbl, scno, lsl #3]	// address in the syscall table
682
	blr	x16				// call sys_* routine
C
Catalin Marinas 已提交
683 684 685

__sys_trace_return:
	str	x0, [sp]			// save returned x0
686 687
	mov	x0, sp
	bl	syscall_trace_exit
C
Catalin Marinas 已提交
688 689
	b	ret_to_user

690 691 692 693 694
__ni_sys_trace:
	mov	x0, sp
	bl	do_ni_syscall
	b	__sys_trace_return

C
Catalin Marinas 已提交
695 696 697 698 699 700 701 702 703 704
/*
 * Special system call wrappers.
 */
ENTRY(sys_rt_sigreturn_wrapper)
	mov	x0, sp
	b	sys_rt_sigreturn
ENDPROC(sys_rt_sigreturn_wrapper)

ENTRY(handle_arch_irq)
	.quad	0