omap5.dtsi 16.5 KB
Newer Older
1 2 3 4 5 6 7 8 9
/*
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 * Based on "omap4.dtsi"
 */

10
#include <dt-bindings/gpio/gpio.h>
11
#include <dt-bindings/interrupt-controller/arm-gic.h>
12

13
#include "skeleton.dtsi"
14 15

/ {
16 17 18
	#address-cells = <1>;
	#size-cells = <1>;

19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
	compatible = "ti,omap5";
	interrupt-parent = <&gic>;

	aliases {
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart3;
		serial3 = &uart4;
		serial4 = &uart5;
		serial5 = &uart6;
	};

	cpus {
		cpu@0 {
			compatible = "arm,cortex-a15";
		};
		cpu@1 {
			compatible = "arm,cortex-a15";
		};
	};

40 41
	timer {
		compatible = "arm,armv7-timer";
42 43 44 45 46
		/* PPI secure/nonsecure IRQ */
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>;
47 48 49
		clock-frequency = <6144000>;
	};

50 51 52 53 54
	gic: interrupt-controller@48211000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48211000 0x1000>,
55 56 57
		      <0x48212000 0x1000>,
		      <0x48214000 0x2000>,
		      <0x48216000 0x2000>;
58 59
	};

60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
	/*
	 * The soc node represents the soc top level view. It is uses for IPs
	 * that are not memory mapped in the MPU view or for the MPU itself.
	 */
	soc {
		compatible = "ti,omap-infra";
		mpu {
			compatible = "ti,omap5-mpu";
			ti,hwmods = "mpu";
		};
	};

	/*
	 * XXX: Use a flat representation of the OMAP3 interconnect.
	 * The real OMAP interconnect network is quite complex.
	 * Since that will not bring real advantage to represent that in DT for
	 * the moment, just use a fake OCP bus entry to represent the whole bus
	 * hierarchy.
	 */
	ocp {
		compatible = "ti,omap4-l3-noc", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3";
85 86 87
		reg = <0x44000000 0x2000>,
		      <0x44800000 0x3000>,
		      <0x45000000 0x4000>;
88 89
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
90

J
Jon Hunter 已提交
91 92 93 94 95 96
		counter32k: counter@4ae04000 {
			compatible = "ti,omap-counter32k";
			reg = <0x4ae04000 0x40>;
			ti,hwmods = "counter_32k";
		};

97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113
		omap5_pmx_core: pinmux@4a002840 {
			compatible = "ti,omap4-padconf", "pinctrl-single";
			reg = <0x4a002840 0x01b6>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-single,register-width = <16>;
			pinctrl-single,function-mask = <0x7fff>;
		};
		omap5_pmx_wkup: pinmux@4ae0c840 {
			compatible = "ti,omap4-padconf", "pinctrl-single";
			reg = <0x4ae0c840 0x0038>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-single,register-width = <16>;
			pinctrl-single,function-mask = <0x7fff>;
		};

114 115 116
		sdma: dma-controller@4a056000 {
			compatible = "ti,omap4430-sdma";
			reg = <0x4a056000 0x1000>;
117 118 119 120
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
121 122 123 124 125
			#dma-cells = <1>;
			#dma-channels = <32>;
			#dma-requests = <127>;
		};

126 127
		gpio1: gpio@4ae10000 {
			compatible = "ti,omap4-gpio";
128
			reg = <0x4ae10000 0x200>;
129
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
130
			ti,hwmods = "gpio1";
131
			ti,gpio-always-on;
132 133 134
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
135
			#interrupt-cells = <2>;
136 137 138 139
		};

		gpio2: gpio@48055000 {
			compatible = "ti,omap4-gpio";
140
			reg = <0x48055000 0x200>;
141
			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
142 143 144 145
			ti,hwmods = "gpio2";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
146
			#interrupt-cells = <2>;
147 148 149 150
		};

		gpio3: gpio@48057000 {
			compatible = "ti,omap4-gpio";
151
			reg = <0x48057000 0x200>;
152
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
153 154 155 156
			ti,hwmods = "gpio3";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
157
			#interrupt-cells = <2>;
158 159 160 161
		};

		gpio4: gpio@48059000 {
			compatible = "ti,omap4-gpio";
162
			reg = <0x48059000 0x200>;
163
			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
164 165 166 167
			ti,hwmods = "gpio4";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
168
			#interrupt-cells = <2>;
169 170 171 172
		};

		gpio5: gpio@4805b000 {
			compatible = "ti,omap4-gpio";
173
			reg = <0x4805b000 0x200>;
174
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
175 176 177 178
			ti,hwmods = "gpio5";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
179
			#interrupt-cells = <2>;
180 181 182 183
		};

		gpio6: gpio@4805d000 {
			compatible = "ti,omap4-gpio";
184
			reg = <0x4805d000 0x200>;
185
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
186 187 188 189
			ti,hwmods = "gpio6";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
190
			#interrupt-cells = <2>;
191 192 193 194
		};

		gpio7: gpio@48051000 {
			compatible = "ti,omap4-gpio";
195
			reg = <0x48051000 0x200>;
196
			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
197 198 199 200
			ti,hwmods = "gpio7";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
201
			#interrupt-cells = <2>;
202 203 204 205
		};

		gpio8: gpio@48053000 {
			compatible = "ti,omap4-gpio";
206
			reg = <0x48053000 0x200>;
207
			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
208 209 210 211
			ti,hwmods = "gpio8";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
212
			#interrupt-cells = <2>;
213 214
		};

215 216 217 218 219
		gpmc: gpmc@50000000 {
			compatible = "ti,omap4430-gpmc";
			reg = <0x50000000 0x1000>;
			#address-cells = <2>;
			#size-cells = <1>;
220
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
221 222 223 224 225
			gpmc,num-cs = <8>;
			gpmc,num-waitpins = <4>;
			ti,hwmods = "gpmc";
		};

226 227
		i2c1: i2c@48070000 {
			compatible = "ti,omap4-i2c";
228
			reg = <0x48070000 0x100>;
229
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
230 231 232 233 234 235 236
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c1";
		};

		i2c2: i2c@48072000 {
			compatible = "ti,omap4-i2c";
237
			reg = <0x48072000 0x100>;
238
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
239 240 241 242 243 244 245
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c2";
		};

		i2c3: i2c@48060000 {
			compatible = "ti,omap4-i2c";
246
			reg = <0x48060000 0x100>;
247
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
248 249 250 251 252
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c3";
		};

253
		i2c4: i2c@4807a000 {
254
			compatible = "ti,omap4-i2c";
255
			reg = <0x4807a000 0x100>;
256
			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
257 258 259 260 261
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c4";
		};

262
		i2c5: i2c@4807c000 {
263
			compatible = "ti,omap4-i2c";
264
			reg = <0x4807c000 0x100>;
265
			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
266 267 268 269 270
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c5";
		};

F
Felipe Balbi 已提交
271 272 273
		mcspi1: spi@48098000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x48098000 0x200>;
274
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
275 276 277 278
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi1";
			ti,spi-num-cs = <4>;
279 280 281 282 283 284 285 286 287 288
			dmas = <&sdma 35>,
			       <&sdma 36>,
			       <&sdma 37>,
			       <&sdma 38>,
			       <&sdma 39>,
			       <&sdma 40>,
			       <&sdma 41>,
			       <&sdma 42>;
			dma-names = "tx0", "rx0", "tx1", "rx1",
				    "tx2", "rx2", "tx3", "rx3";
F
Felipe Balbi 已提交
289 290 291 292 293
		};

		mcspi2: spi@4809a000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x4809a000 0x200>;
294
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
295 296 297 298
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi2";
			ti,spi-num-cs = <2>;
299 300 301 302 303
			dmas = <&sdma 43>,
			       <&sdma 44>,
			       <&sdma 45>,
			       <&sdma 46>;
			dma-names = "tx0", "rx0", "tx1", "rx1";
F
Felipe Balbi 已提交
304 305 306 307 308
		};

		mcspi3: spi@480b8000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480b8000 0x200>;
309
			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
310 311 312 313
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi3";
			ti,spi-num-cs = <2>;
314 315
			dmas = <&sdma 15>, <&sdma 16>;
			dma-names = "tx0", "rx0";
F
Felipe Balbi 已提交
316 317 318 319 320
		};

		mcspi4: spi@480ba000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480ba000 0x200>;
321
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
322 323 324 325
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi4";
			ti,spi-num-cs = <1>;
326 327
			dmas = <&sdma 70>, <&sdma 71>;
			dma-names = "tx0", "rx0";
F
Felipe Balbi 已提交
328 329
		};

330 331
		uart1: serial@4806a000 {
			compatible = "ti,omap4-uart";
332
			reg = <0x4806a000 0x100>;
333
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
334 335 336 337 338 339
			ti,hwmods = "uart1";
			clock-frequency = <48000000>;
		};

		uart2: serial@4806c000 {
			compatible = "ti,omap4-uart";
340
			reg = <0x4806c000 0x100>;
341
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
342 343 344 345 346 347
			ti,hwmods = "uart2";
			clock-frequency = <48000000>;
		};

		uart3: serial@48020000 {
			compatible = "ti,omap4-uart";
348
			reg = <0x48020000 0x100>;
349
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
350 351 352 353 354 355
			ti,hwmods = "uart3";
			clock-frequency = <48000000>;
		};

		uart4: serial@4806e000 {
			compatible = "ti,omap4-uart";
356
			reg = <0x4806e000 0x100>;
357
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
358 359 360 361 362
			ti,hwmods = "uart4";
			clock-frequency = <48000000>;
		};

		uart5: serial@48066000 {
363 364
			compatible = "ti,omap4-uart";
			reg = <0x48066000 0x100>;
365
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
366 367 368 369 370
			ti,hwmods = "uart5";
			clock-frequency = <48000000>;
		};

		uart6: serial@48068000 {
371 372
			compatible = "ti,omap4-uart";
			reg = <0x48068000 0x100>;
373
			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
374 375 376
			ti,hwmods = "uart6";
			clock-frequency = <48000000>;
		};
377 378 379

		mmc1: mmc@4809c000 {
			compatible = "ti,omap4-hsmmc";
380
			reg = <0x4809c000 0x400>;
381
			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
382 383 384
			ti,hwmods = "mmc1";
			ti,dual-volt;
			ti,needs-special-reset;
385 386
			dmas = <&sdma 61>, <&sdma 62>;
			dma-names = "tx", "rx";
387 388 389 390
		};

		mmc2: mmc@480b4000 {
			compatible = "ti,omap4-hsmmc";
391
			reg = <0x480b4000 0x400>;
392
			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
393 394
			ti,hwmods = "mmc2";
			ti,needs-special-reset;
395 396
			dmas = <&sdma 47>, <&sdma 48>;
			dma-names = "tx", "rx";
397 398 399 400
		};

		mmc3: mmc@480ad000 {
			compatible = "ti,omap4-hsmmc";
401
			reg = <0x480ad000 0x400>;
402
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
403 404
			ti,hwmods = "mmc3";
			ti,needs-special-reset;
405 406
			dmas = <&sdma 77>, <&sdma 78>;
			dma-names = "tx", "rx";
407 408 409 410
		};

		mmc4: mmc@480d1000 {
			compatible = "ti,omap4-hsmmc";
411
			reg = <0x480d1000 0x400>;
412
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
413 414
			ti,hwmods = "mmc4";
			ti,needs-special-reset;
415 416
			dmas = <&sdma 57>, <&sdma 58>;
			dma-names = "tx", "rx";
417 418 419 420
		};

		mmc5: mmc@480d5000 {
			compatible = "ti,omap4-hsmmc";
421
			reg = <0x480d5000 0x400>;
422
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
423 424
			ti,hwmods = "mmc5";
			ti,needs-special-reset;
425 426
			dmas = <&sdma 59>, <&sdma 60>;
			dma-names = "tx", "rx";
427
		};
428 429 430

		keypad: keypad@4ae1c000 {
			compatible = "ti,omap4-keypad";
431
			reg = <0x4ae1c000 0x400>;
432 433
			ti,hwmods = "kbd";
		};
434

435 436 437 438 439
		mcpdm: mcpdm@40132000 {
			compatible = "ti,omap4-mcpdm";
			reg = <0x40132000 0x7f>, /* MPU private access */
			      <0x49032000 0x7f>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
440
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
441
			ti,hwmods = "mcpdm";
442 443 444
			dmas = <&sdma 65>,
			       <&sdma 66>;
			dma-names = "up_link", "dn_link";
445 446 447 448 449 450 451
		};

		dmic: dmic@4012e000 {
			compatible = "ti,omap4-dmic";
			reg = <0x4012e000 0x7f>, /* MPU private access */
			      <0x4902e000 0x7f>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
452
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
453
			ti,hwmods = "dmic";
454 455
			dmas = <&sdma 67>;
			dma-names = "up_link";
456 457
		};

458 459 460 461 462
		mcbsp1: mcbsp@40122000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40122000 0xff>, /* MPU private access */
			      <0x49022000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
463
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
464 465 466
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp1";
467 468 469
			dmas = <&sdma 33>,
			       <&sdma 34>;
			dma-names = "tx", "rx";
470 471 472 473 474 475 476
		};

		mcbsp2: mcbsp@40124000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40124000 0xff>, /* MPU private access */
			      <0x49024000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
477
			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
478 479 480
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp2";
481 482 483
			dmas = <&sdma 17>,
			       <&sdma 18>;
			dma-names = "tx", "rx";
484 485 486 487 488 489 490
		};

		mcbsp3: mcbsp@40126000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40126000 0xff>, /* MPU private access */
			      <0x49026000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
491
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
492 493 494
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp3";
495 496 497
			dmas = <&sdma 19>,
			       <&sdma 20>;
			dma-names = "tx", "rx";
498
		};
J
Jon Hunter 已提交
499 500

		timer1: timer@4ae18000 {
501
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
502
			reg = <0x4ae18000 0x80>;
503
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
504 505 506 507 508
			ti,hwmods = "timer1";
			ti,timer-alwon;
		};

		timer2: timer@48032000 {
509
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
510
			reg = <0x48032000 0x80>;
511
			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
512 513 514 515
			ti,hwmods = "timer2";
		};

		timer3: timer@48034000 {
516
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
517
			reg = <0x48034000 0x80>;
518
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
519 520 521 522
			ti,hwmods = "timer3";
		};

		timer4: timer@48036000 {
523
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
524
			reg = <0x48036000 0x80>;
525
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
526 527 528 529
			ti,hwmods = "timer4";
		};

		timer5: timer@40138000 {
530
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
531 532
			reg = <0x40138000 0x80>,
			      <0x49038000 0x80>;
533
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
534 535
			ti,hwmods = "timer5";
			ti,timer-dsp;
536
			ti,timer-pwm;
J
Jon Hunter 已提交
537 538 539
		};

		timer6: timer@4013a000 {
540
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
541 542
			reg = <0x4013a000 0x80>,
			      <0x4903a000 0x80>;
543
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
544 545 546 547 548 549
			ti,hwmods = "timer6";
			ti,timer-dsp;
			ti,timer-pwm;
		};

		timer7: timer@4013c000 {
550
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
551 552
			reg = <0x4013c000 0x80>,
			      <0x4903c000 0x80>;
553
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
554 555 556 557 558
			ti,hwmods = "timer7";
			ti,timer-dsp;
		};

		timer8: timer@4013e000 {
559
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
560 561
			reg = <0x4013e000 0x80>,
			      <0x4903e000 0x80>;
562
			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
563 564 565 566 567 568
			ti,hwmods = "timer8";
			ti,timer-dsp;
			ti,timer-pwm;
		};

		timer9: timer@4803e000 {
569
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
570
			reg = <0x4803e000 0x80>;
571
			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
572
			ti,hwmods = "timer9";
573
			ti,timer-pwm;
J
Jon Hunter 已提交
574 575 576
		};

		timer10: timer@48086000 {
577
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
578
			reg = <0x48086000 0x80>;
579
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
580
			ti,hwmods = "timer10";
581
			ti,timer-pwm;
J
Jon Hunter 已提交
582 583 584
		};

		timer11: timer@48088000 {
585
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
586
			reg = <0x48088000 0x80>;
587
			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
588 589 590
			ti,hwmods = "timer11";
			ti,timer-pwm;
		};
591

592 593 594
		wdt2: wdt@4ae14000 {
			compatible = "ti,omap5-wdt", "ti,omap3-wdt";
			reg = <0x4ae14000 0x80>;
595
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
596 597 598
			ti,hwmods = "wd_timer2";
		};

599 600 601 602 603
		emif1: emif@0x4c000000 {
			compatible	= "ti,emif-4d5";
			ti,hwmods	= "emif1";
			phy-type	= <2>; /* DDR PHY type: Intelli PHY */
			reg = <0x4c000000 0x400>;
604
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
605 606 607 608 609 610 611 612 613 614
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};

		emif2: emif@0x4d000000 {
			compatible	= "ti,emif-4d5";
			ti,hwmods	= "emif2";
			phy-type	= <2>; /* DDR PHY type: Intelli PHY */
			reg = <0x4d000000 0x400>;
615
			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
616 617 618 619
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};
620 621 622 623 624 625 626 627

		omap_control_usb: omap-control-usb@4a002300 {
			compatible = "ti,omap-control-usb";
			reg = <0x4a002300 0x4>,
			      <0x4a002370 0x4>;
			reg-names = "control_dev_conf", "phy_power_usb";
			ti,type = <2>;
		};
628

629 630 631 632
		omap_dwc3@4a020000 {
			compatible = "ti,dwc3";
			ti,hwmods = "usb_otg_ss";
			reg = <0x4a020000 0x1000>;
633
			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
634 635 636 637 638 639 640
			#address-cells = <1>;
			#size-cells = <1>;
			utmi-mode = <2>;
			ranges;
			dwc3@4a030000 {
				compatible = "synopsys,dwc3";
				reg = <0x4a030000 0x1000>;
641
				interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
642 643 644 645 646
				usb-phy = <&usb2_phy>, <&usb3_phy>;
				tx-fifo-resize;
			};
		};

647 648 649 650 651 652
		ocp2scp {
			compatible = "ti,omap-ocp2scp";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			ti,hwmods = "ocp2scp1";
653 654 655 656 657 658 659 660 661 662 663 664 665 666
			usb2_phy: usb2phy@4a084000 {
				compatible = "ti,omap-usb2";
				reg = <0x4a084000 0x7c>;
				ctrl-module = <&omap_control_usb>;
			};

			usb3_phy: usb3phy@4a084400 {
				compatible = "ti,omap-usb3";
				reg = <0x4a084400 0x80>,
				      <0x4a084800 0x64>,
				      <0x4a084c00 0x40>;
				reg-names = "phy_rx", "phy_tx", "pll_ctrl";
				ctrl-module = <&omap_control_usb>;
			};
667
		};
668 669
	};
};