intel.c 21.6 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5
#include <linux/kernel.h>

#include <linux/string.h>
#include <linux/bitops.h>
#include <linux/smp.h>
I
Ingo Molnar 已提交
6
#include <linux/sched.h>
L
Linus Torvalds 已提交
7
#include <linux/thread_info.h>
N
Nick Piggin 已提交
8
#include <linux/module.h>
A
Alan Cox 已提交
9
#include <linux/uaccess.h>
L
Linus Torvalds 已提交
10 11

#include <asm/processor.h>
12
#include <asm/pgtable.h>
L
Linus Torvalds 已提交
13
#include <asm/msr.h>
14
#include <asm/bugs.h>
15
#include <asm/cpu.h>
L
Linus Torvalds 已提交
16

17
#ifdef CONFIG_X86_64
A
Alan Cox 已提交
18
#include <linux/topology.h>
19 20
#endif

L
Linus Torvalds 已提交
21 22 23 24 25 26 27
#include "cpu.h"

#ifdef CONFIG_X86_LOCAL_APIC
#include <asm/mpspec.h>
#include <asm/apic.h>
#endif

28
static void early_init_intel(struct cpuinfo_x86 *c)
L
Linus Torvalds 已提交
29
{
30 31
	u64 misc_enable;

32
	/* Unmask CPUID levels if masked: */
33
	if (c->x86 > 6 || (c->x86 == 6 && c->x86_model >= 0xd)) {
34 35
		if (msr_clear_bit(MSR_IA32_MISC_ENABLE,
				  MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT) > 0) {
36
			c->cpuid_level = cpuid_eax(0);
37
			get_cpu_cap(c);
38
		}
39 40
	}

41 42 43
	if ((c->x86 == 0xf && c->x86_model >= 0x03) ||
		(c->x86 == 0x6 && c->x86_model >= 0x0e))
		set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
44

45 46 47 48 49 50 51 52 53
	if (c->x86 >= 6 && !cpu_has(c, X86_FEATURE_IA64)) {
		unsigned lower_word;

		wrmsr(MSR_IA32_UCODE_REV, 0, 0);
		/* Required by the SDM */
		sync_core();
		rdmsr(MSR_IA32_UCODE_REV, lower_word, c->microcode);
	}

54 55 56 57 58 59 60 61
	/*
	 * Atom erratum AAE44/AAF40/AAG38/AAH41:
	 *
	 * A race condition between speculative fetches and invalidating
	 * a large page.  This is worked around in microcode, but we
	 * need the microcode to have already been loaded... so if it is
	 * not, recommend a BIOS update and disable large pages.
	 */
62 63 64 65
	if (c->x86 == 6 && c->x86_model == 0x1c && c->x86_mask <= 2 &&
	    c->microcode < 0x20e) {
		printk(KERN_WARNING "Atom PSE erratum detected, BIOS microcode update recommended\n");
		clear_cpu_cap(c, X86_FEATURE_PSE);
66 67
	}

68 69 70 71 72 73 74
#ifdef CONFIG_X86_64
	set_cpu_cap(c, X86_FEATURE_SYSENTER32);
#else
	/* Netburst reports 64 bytes clflush size, but does IO in 128 bytes */
	if (c->x86 == 15 && c->x86_cache_alignment == 64)
		c->x86_cache_alignment = 128;
#endif
75

76 77 78 79 80
	/* CPUID workaround for 0F33/0F34 CPU */
	if (c->x86 == 0xF && c->x86_model == 0x3
	    && (c->x86_mask == 0x3 || c->x86_mask == 0x4))
		c->x86_phys_bits = 36;

81 82
	/*
	 * c->x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate
I
Ingo Molnar 已提交
83 84 85 86
	 * with P/T states and does not stop in deep C-states.
	 *
	 * It is also reliable across cores and sockets. (but not across
	 * cabinets - we turn it off in that case explicitly.)
87 88 89 90
	 */
	if (c->x86_power & (1 << 8)) {
		set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
		set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);
91
		if (!check_tsc_unstable())
92
			set_sched_clock_stable();
93 94
	}

95 96 97 98 99 100 101 102 103 104 105 106
	/* Penwell and Cloverview have the TSC which doesn't sleep on S3 */
	if (c->x86 == 6) {
		switch (c->x86_model) {
		case 0x27:	/* Penwell */
		case 0x35:	/* Cloverview */
			set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC_S3);
			break;
		default:
			break;
		}
	}

107 108 109 110 111 112 113 114 115 116 117 118
	/*
	 * There is a known erratum on Pentium III and Core Solo
	 * and Core Duo CPUs.
	 * " Page with PAT set to WC while associated MTRR is UC
	 *   may consolidate to UC "
	 * Because of this erratum, it is better to stick with
	 * setting WC in MTRR rather than using PAT on these CPUs.
	 *
	 * Enable PAT WC only on P4, Core 2 or later CPUs.
	 */
	if (c->x86 == 6 && c->x86_model < 15)
		clear_cpu_cap(c, X86_FEATURE_PAT);
V
Vegard Nossum 已提交
119 120 121 122 123 124 125 126 127 128

#ifdef CONFIG_KMEMCHECK
	/*
	 * P4s have a "fast strings" feature which causes single-
	 * stepping REP instructions to only generate a #DB on
	 * cache-line boundaries.
	 *
	 * Ingo Molnar reported a Pentium D (model 6) and a Xeon
	 * (model 2) with the same problem.
	 */
129
	if (c->x86 == 15)
130 131
		if (msr_clear_bit(MSR_IA32_MISC_ENABLE,
				  MSR_IA32_MISC_ENABLE_FAST_STRING_BIT) > 0)
132
			pr_info("kmemcheck: Disabling fast string operations\n");
V
Vegard Nossum 已提交
133
#endif
134 135 136 137 138 139 140 141 142 143 144 145 146

	/*
	 * If fast string is not enabled in IA32_MISC_ENABLE for any reason,
	 * clear the fast string and enhanced fast string CPU capabilities.
	 */
	if (c->x86 > 6 || (c->x86 == 6 && c->x86_model >= 0xd)) {
		rdmsrl(MSR_IA32_MISC_ENABLE, misc_enable);
		if (!(misc_enable & MSR_IA32_MISC_ENABLE_FAST_STRING)) {
			printk(KERN_INFO "Disabled fast string operations\n");
			setup_clear_cpu_cap(X86_FEATURE_REP_GOOD);
			setup_clear_cpu_cap(X86_FEATURE_ERMS);
		}
	}
L
Linus Torvalds 已提交
147 148
}

149
#ifdef CONFIG_X86_32
L
Linus Torvalds 已提交
150 151 152 153 154
/*
 *	Early probe support logic for ppro memory erratum #50
 *
 *	This is called before we do cpu ident work
 */
155

156
int ppro_with_ram_bug(void)
L
Linus Torvalds 已提交
157 158 159 160 161 162 163 164 165 166 167
{
	/* Uses data from early_cpu_detect now */
	if (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL &&
	    boot_cpu_data.x86 == 6 &&
	    boot_cpu_data.x86_model == 1 &&
	    boot_cpu_data.x86_mask < 8) {
		printk(KERN_INFO "Pentium Pro with Errata#50 detected. Taking evasive action.\n");
		return 1;
	}
	return 0;
}
168

169
static void intel_smp_check(struct cpuinfo_x86 *c)
170 171
{
	/* calling is from identify_secondary_cpu() ? */
172
	if (!c->cpu_index)
173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188
		return;

	/*
	 * Mask B, Pentium, but not Pentium MMX
	 */
	if (c->x86 == 5 &&
	    c->x86_mask >= 1 && c->x86_mask <= 4 &&
	    c->x86_model <= 3) {
		/*
		 * Remember we have B step Pentia with bugs
		 */
		WARN_ONCE(1, "WARNING: SMP operation may be unreliable"
				    "with B stepping processors.\n");
	}
}

189 190 191 192 193 194 195 196
static int forcepae;
static int __init forcepae_setup(char *__unused)
{
	forcepae = 1;
	return 1;
}
__setup("forcepae", forcepae_setup);

197
static void intel_workarounds(struct cpuinfo_x86 *c)
L
Linus Torvalds 已提交
198
{
199 200 201
#ifdef CONFIG_X86_F00F_BUG
	/*
	 * All current models of Pentium and Pentium with MMX technology CPUs
A
Alan Cox 已提交
202
	 * have the F0 0F bug, which lets nonprivileged users lock up the
203
	 * system. Announce that the fault handler will be checking for it.
204
	 */
205
	clear_cpu_bug(c, X86_BUG_F00F);
206 207 208
	if (!paravirt_enabled() && c->x86 == 5) {
		static int f00f_workaround_enabled;

209
		set_cpu_bug(c, X86_BUG_F00F);
210 211 212 213 214 215 216 217 218 219 220 221 222 223
		if (!f00f_workaround_enabled) {
			printk(KERN_NOTICE "Intel Pentium with F0 0F bug - workaround enabled.\n");
			f00f_workaround_enabled = 1;
		}
	}
#endif

	/*
	 * SEP CPUID bug: Pentium Pro reports SEP but doesn't have it until
	 * model 3 mask 3
	 */
	if ((c->x86<<8 | c->x86_model<<4 | c->x86_mask) < 0x633)
		clear_cpu_cap(c, X86_FEATURE_SEP);

224 225 226 227 228 229 230 231 232 233 234
	/*
	 * PAE CPUID issue: many Pentium M report no PAE but may have a
	 * functionally usable PAE implementation.
	 * Forcefully enable PAE if kernel parameter "forcepae" is present.
	 */
	if (forcepae) {
		printk(KERN_WARNING "PAE forced!\n");
		set_cpu_cap(c, X86_FEATURE_PAE);
		add_taint(TAINT_CPU_OUT_OF_SPEC, LOCKDEP_NOW_UNRELIABLE);
	}

235 236 237 238
	/*
	 * P4 Xeon errata 037 workaround.
	 * Hardware prefetcher may cause stale data to be loaded into the cache.
	 */
L
Linus Torvalds 已提交
239
	if ((c->x86 == 15) && (c->x86_model == 1) && (c->x86_mask == 1)) {
240 241 242
		if (msr_set_bit(MSR_IA32_MISC_ENABLE,
				MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT)
		    > 0) {
243 244
			pr_info("CPU: C0 stepping P4 Xeon detected.\n");
			pr_info("CPU: Disabling hardware prefetching (Errata 037)\n");
L
Linus Torvalds 已提交
245 246 247
		}
	}

248 249 250 251 252 253 254 255 256
	/*
	 * See if we have a good local APIC by checking for buggy Pentia,
	 * i.e. all B steppings and the C2 stepping of P54C when using their
	 * integrated APIC (see 11AP erratum in "Pentium Processor
	 * Specification Update").
	 */
	if (cpu_has_apic && (c->x86<<8 | c->x86_model<<4) == 0x520 &&
	    (c->x86_mask < 0x6 || c->x86_mask == 0xb))
		set_cpu_cap(c, X86_FEATURE_11AP);
257 258


259
#ifdef CONFIG_X86_INTEL_USERCOPY
260
	/*
261
	 * Set up the preferred alignment for movsl bulk memory moves
262
	 */
263 264 265 266 267 268 269 270 271 272 273 274
	switch (c->x86) {
	case 4:		/* 486: untested */
		break;
	case 5:		/* Old Pentia: untested */
		break;
	case 6:		/* PII/PIII only like movsl with 8-byte alignment */
		movsl_mask.mask = 7;
		break;
	case 15:	/* P4 is OK down to 8-byte alignment */
		movsl_mask.mask = 7;
		break;
	}
275
#endif
276

277
	intel_smp_check(c);
278 279
}
#else
280
static void intel_workarounds(struct cpuinfo_x86 *c)
281 282
{
}
283 284
#endif

285
static void srat_detect_node(struct cpuinfo_x86 *c)
286
{
287
#ifdef CONFIG_NUMA
288 289 290 291 292
	unsigned node;
	int cpu = smp_processor_id();

	/* Don't do the funky fallback heuristics the AMD version employs
	   for now. */
293
	node = numa_cpu_node(cpu);
294
	if (node == NUMA_NO_NODE || !node_online(node)) {
295 296 297
		/* reuse the value from init_cpu_to_node() */
		node = cpu_to_node(cpu);
	}
298 299 300 301
	numa_set_node(cpu, node);
#endif
}

302 303 304
/*
 * find out the number of processor cores on the die
 */
305
static int intel_num_cpu_cores(struct cpuinfo_x86 *c)
306
{
Z
Zachary Amsden 已提交
307
	unsigned int eax, ebx, ecx, edx;
308 309 310 311

	if (c->cpuid_level < 4)
		return 1;

Z
Zachary Amsden 已提交
312 313
	/* Intel has a non-standard dependency on %ecx for this CPUID level. */
	cpuid_count(4, 0, &eax, &ebx, &ecx, &edx);
314
	if (eax & 0x1f)
A
Alan Cox 已提交
315
		return (eax >> 26) + 1;
316 317 318 319
	else
		return 1;
}

320
static void detect_vmx_virtcap(struct cpuinfo_x86 *c)
321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
{
	/* Intel VMX MSR indicated features */
#define X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW	0x00200000
#define X86_VMX_FEATURE_PROC_CTLS_VNMI		0x00400000
#define X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS	0x80000000
#define X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC	0x00000001
#define X86_VMX_FEATURE_PROC_CTLS2_EPT		0x00000002
#define X86_VMX_FEATURE_PROC_CTLS2_VPID		0x00000020

	u32 vmx_msr_low, vmx_msr_high, msr_ctl, msr_ctl2;

	clear_cpu_cap(c, X86_FEATURE_TPR_SHADOW);
	clear_cpu_cap(c, X86_FEATURE_VNMI);
	clear_cpu_cap(c, X86_FEATURE_FLEXPRIORITY);
	clear_cpu_cap(c, X86_FEATURE_EPT);
	clear_cpu_cap(c, X86_FEATURE_VPID);

	rdmsr(MSR_IA32_VMX_PROCBASED_CTLS, vmx_msr_low, vmx_msr_high);
	msr_ctl = vmx_msr_high | vmx_msr_low;
	if (msr_ctl & X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW)
		set_cpu_cap(c, X86_FEATURE_TPR_SHADOW);
	if (msr_ctl & X86_VMX_FEATURE_PROC_CTLS_VNMI)
		set_cpu_cap(c, X86_FEATURE_VNMI);
	if (msr_ctl & X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS) {
		rdmsr(MSR_IA32_VMX_PROCBASED_CTLS2,
		      vmx_msr_low, vmx_msr_high);
		msr_ctl2 = vmx_msr_high | vmx_msr_low;
		if ((msr_ctl2 & X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC) &&
		    (msr_ctl & X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW))
			set_cpu_cap(c, X86_FEATURE_FLEXPRIORITY);
		if (msr_ctl2 & X86_VMX_FEATURE_PROC_CTLS2_EPT)
			set_cpu_cap(c, X86_FEATURE_EPT);
		if (msr_ctl2 & X86_VMX_FEATURE_PROC_CTLS2_VPID)
			set_cpu_cap(c, X86_FEATURE_VPID);
	}
}

358
static void init_intel(struct cpuinfo_x86 *c)
L
Linus Torvalds 已提交
359 360 361
{
	unsigned int l2 = 0;

362 363
	early_init_intel(c);

364
	intel_workarounds(c);
L
Linus Torvalds 已提交
365

366 367 368 369 370 371 372
	/*
	 * Detect the extended topology information if available. This
	 * will reinitialise the initial_apicid which will be used
	 * in init_intel_cacheinfo()
	 */
	detect_extended_topology(c);

L
Linus Torvalds 已提交
373
	l2 = init_intel_cacheinfo(c);
374
	if (c->cpuid_level > 9) {
375 376 377
		unsigned eax = cpuid_eax(10);
		/* Check for version and the number of counters */
		if ((eax & 0xff) && (((eax>>8) & 0xff) > 1))
378
			set_cpu_cap(c, X86_FEATURE_ARCH_PERFMON);
379
	}
L
Linus Torvalds 已提交
380

381 382 383 384 385 386 387 388 389 390
	if (cpu_has_xmm2)
		set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);
	if (cpu_has_ds) {
		unsigned int l1;
		rdmsr(MSR_IA32_MISC_ENABLE, l1, l2);
		if (!(l1 & (1<<11)))
			set_cpu_cap(c, X86_FEATURE_BTS);
		if (!(l1 & (1<<12)))
			set_cpu_cap(c, X86_FEATURE_PEBS);
	}
L
Linus Torvalds 已提交
391

392 393
	if (c->x86 == 6 && cpu_has_clflush &&
	    (c->x86_model == 29 || c->x86_model == 46 || c->x86_model == 47))
394 395
		set_cpu_cap(c, X86_FEATURE_CLFLUSH_MONITOR);

396 397 398 399 400 401
#ifdef CONFIG_X86_64
	if (c->x86 == 15)
		c->x86_cache_alignment = c->x86_clflush_size * 2;
	if (c->x86 == 6)
		set_cpu_cap(c, X86_FEATURE_REP_GOOD);
#else
402 403 404 405 406
	/*
	 * Names for the Pentium II/Celeron processors
	 * detectable only by also checking the cache size.
	 * Dixon is NOT a Celeron.
	 */
L
Linus Torvalds 已提交
407
	if (c->x86 == 6) {
408 409
		char *p = NULL;

L
Linus Torvalds 已提交
410 411
		switch (c->x86_model) {
		case 5:
412 413 414 415
			if (l2 == 0)
				p = "Celeron (Covington)";
			else if (l2 == 256)
				p = "Mobile Pentium II (Dixon)";
L
Linus Torvalds 已提交
416
			break;
417

L
Linus Torvalds 已提交
418 419 420 421 422 423
		case 6:
			if (l2 == 128)
				p = "Celeron (Mendocino)";
			else if (c->x86_mask == 0 || c->x86_mask == 5)
				p = "Celeron-A";
			break;
424

L
Linus Torvalds 已提交
425 426 427 428 429 430
		case 8:
			if (l2 == 128)
				p = "Celeron (Coppermine)";
			break;
		}

431 432
		if (p)
			strcpy(c->x86_model_id, p);
L
Linus Torvalds 已提交
433 434
	}

435 436 437 438
	if (c->x86 == 15)
		set_cpu_cap(c, X86_FEATURE_P4);
	if (c->x86 == 6)
		set_cpu_cap(c, X86_FEATURE_P3);
439
#endif
440 441 442 443 444 445 446 447 448 449 450 451 452

	if (!cpu_has(c, X86_FEATURE_XTOPOLOGY)) {
		/*
		 * let's use the legacy cpuid vector 0x1 and 0x4 for topology
		 * detection.
		 */
		c->x86_max_cores = intel_num_cpu_cores(c);
#ifdef CONFIG_X86_32
		detect_ht(c);
#endif
	}

	/* Work around errata */
453
	srat_detect_node(c);
454 455 456

	if (cpu_has(c, X86_FEATURE_VMX))
		detect_vmx_virtcap(c);
457 458 459 460 461 462 463 464 465

	/*
	 * Initialize MSR_IA32_ENERGY_PERF_BIAS if BIOS did not.
	 * x86_energy_perf_policy(8) is available to change it at run-time
	 */
	if (cpu_has(c, X86_FEATURE_EPB)) {
		u64 epb;

		rdmsrl(MSR_IA32_ENERGY_PERF_BIAS, epb);
466 467 468 469 470
		if ((epb & 0xF) == ENERGY_PERF_BIAS_PERFORMANCE) {
			printk_once(KERN_WARNING "ENERGY_PERF_BIAS:"
				" Set to 'normal', was 'performance'\n"
				"ENERGY_PERF_BIAS: View and update with"
				" x86_energy_perf_policy(8)\n");
471 472 473 474
			epb = (epb & ~0xF) | ENERGY_PERF_BIAS_NORMAL;
			wrmsrl(MSR_IA32_ENERGY_PERF_BIAS, epb);
		}
	}
475
}
L
Linus Torvalds 已提交
476

477
#ifdef CONFIG_X86_32
478
static unsigned int intel_size_cache(struct cpuinfo_x86 *c, unsigned int size)
L
Linus Torvalds 已提交
479
{
480 481
	/*
	 * Intel PIII Tualatin. This comes in two flavours.
L
Linus Torvalds 已提交
482 483 484 485 486 487 488 489
	 * One has 256kb of cache, the other 512. We have no way
	 * to determine which, so we use a boottime override
	 * for the 512kb model, and assume 256 otherwise.
	 */
	if ((c->x86 == 6) && (c->x86_model == 11) && (size == 0))
		size = 256;
	return size;
}
490
#endif
L
Linus Torvalds 已提交
491

492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510
#define TLB_INST_4K	0x01
#define TLB_INST_4M	0x02
#define TLB_INST_2M_4M	0x03

#define TLB_INST_ALL	0x05
#define TLB_INST_1G	0x06

#define TLB_DATA_4K	0x11
#define TLB_DATA_4M	0x12
#define TLB_DATA_2M_4M	0x13
#define TLB_DATA_4K_4M	0x14

#define TLB_DATA_1G	0x16

#define TLB_DATA0_4K	0x21
#define TLB_DATA0_4M	0x22
#define TLB_DATA0_2M_4M	0x23

#define STLB_4K		0x41
511
#define STLB_4K_2M	0x42
512

513
static const struct _tlb_table intel_tlb_table[] = {
514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531
	{ 0x01, TLB_INST_4K,		32,	" TLB_INST 4 KByte pages, 4-way set associative" },
	{ 0x02, TLB_INST_4M,		2,	" TLB_INST 4 MByte pages, full associative" },
	{ 0x03, TLB_DATA_4K,		64,	" TLB_DATA 4 KByte pages, 4-way set associative" },
	{ 0x04, TLB_DATA_4M,		8,	" TLB_DATA 4 MByte pages, 4-way set associative" },
	{ 0x05, TLB_DATA_4M,		32,	" TLB_DATA 4 MByte pages, 4-way set associative" },
	{ 0x0b, TLB_INST_4M,		4,	" TLB_INST 4 MByte pages, 4-way set associative" },
	{ 0x4f, TLB_INST_4K,		32,	" TLB_INST 4 KByte pages */" },
	{ 0x50, TLB_INST_ALL,		64,	" TLB_INST 4 KByte and 2-MByte or 4-MByte pages" },
	{ 0x51, TLB_INST_ALL,		128,	" TLB_INST 4 KByte and 2-MByte or 4-MByte pages" },
	{ 0x52, TLB_INST_ALL,		256,	" TLB_INST 4 KByte and 2-MByte or 4-MByte pages" },
	{ 0x55, TLB_INST_2M_4M,		7,	" TLB_INST 2-MByte or 4-MByte pages, fully associative" },
	{ 0x56, TLB_DATA0_4M,		16,	" TLB_DATA0 4 MByte pages, 4-way set associative" },
	{ 0x57, TLB_DATA0_4K,		16,	" TLB_DATA0 4 KByte pages, 4-way associative" },
	{ 0x59, TLB_DATA0_4K,		16,	" TLB_DATA0 4 KByte pages, fully associative" },
	{ 0x5a, TLB_DATA0_2M_4M,	32,	" TLB_DATA0 2-MByte or 4 MByte pages, 4-way set associative" },
	{ 0x5b, TLB_DATA_4K_4M,		64,	" TLB_DATA 4 KByte and 4 MByte pages" },
	{ 0x5c, TLB_DATA_4K_4M,		128,	" TLB_DATA 4 KByte and 4 MByte pages" },
	{ 0x5d, TLB_DATA_4K_4M,		256,	" TLB_DATA 4 KByte and 4 MByte pages" },
532 533 534
	{ 0x61, TLB_INST_4K,		48,	" TLB_INST 4 KByte pages, full associative" },
	{ 0x63, TLB_DATA_1G,		4,	" TLB_DATA 1 GByte pages, 4-way set associative" },
	{ 0x76, TLB_INST_2M_4M,		8,	" TLB_INST 2-MByte or 4-MByte pages, fully associative" },
535 536 537 538 539
	{ 0xb0, TLB_INST_4K,		128,	" TLB_INST 4 KByte pages, 4-way set associative" },
	{ 0xb1, TLB_INST_2M_4M,		4,	" TLB_INST 2M pages, 4-way, 8 entries or 4M pages, 4-way entries" },
	{ 0xb2, TLB_INST_4K,		64,	" TLB_INST 4KByte pages, 4-way set associative" },
	{ 0xb3, TLB_DATA_4K,		128,	" TLB_DATA 4 KByte pages, 4-way set associative" },
	{ 0xb4, TLB_DATA_4K,		256,	" TLB_DATA 4 KByte pages, 4-way associative" },
540 541
	{ 0xb5, TLB_INST_4K,		64,	" TLB_INST 4 KByte pages, 8-way set ssociative" },
	{ 0xb6, TLB_INST_4K,		128,	" TLB_INST 4 KByte pages, 8-way set ssociative" },
542 543
	{ 0xba, TLB_DATA_4K,		64,	" TLB_DATA 4 KByte pages, 4-way associative" },
	{ 0xc0, TLB_DATA_4K_4M,		8,	" TLB_DATA 4 KByte and 4 MByte pages, 4-way associative" },
544 545
	{ 0xc1, STLB_4K_2M,		1024,	" STLB 4 KByte and 2 MByte pages, 8-way associative" },
	{ 0xc2, TLB_DATA_2M_4M,		16,	" DTLB 2 MByte/4MByte pages, 4-way associative" },
546 547 548 549
	{ 0xca, STLB_4K,		512,	" STLB 4 KByte pages, 4-way associative" },
	{ 0x00, 0, 0 }
};

550
static void intel_tlb_lookup(const unsigned char desc)
551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570
{
	unsigned char k;
	if (desc == 0)
		return;

	/* look up this descriptor in the table */
	for (k = 0; intel_tlb_table[k].descriptor != desc && \
			intel_tlb_table[k].descriptor != 0; k++)
		;

	if (intel_tlb_table[k].tlb_type == 0)
		return;

	switch (intel_tlb_table[k].tlb_type) {
	case STLB_4K:
		if (tlb_lli_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;
		break;
571 572 573 574 575 576 577 578 579 580 581 582 583 584
	case STLB_4K_2M:
		if (tlb_lli_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lli_2m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_2m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_2m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lli_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629
	case TLB_INST_ALL:
		if (tlb_lli_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lli_2m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lli_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_INST_4K:
		if (tlb_lli_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4k[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_INST_4M:
		if (tlb_lli_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_INST_2M_4M:
		if (tlb_lli_2m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_2m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lli_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lli_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_DATA_4K:
	case TLB_DATA0_4K:
		if (tlb_lld_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_DATA_4M:
	case TLB_DATA0_4M:
		if (tlb_lld_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_DATA_2M_4M:
	case TLB_DATA0_2M_4M:
		if (tlb_lld_2m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_2m[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
	case TLB_DATA_4K_4M:
		if (tlb_lld_4k[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4k[ENTRIES] = intel_tlb_table[k].entries;
		if (tlb_lld_4m[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_4m[ENTRIES] = intel_tlb_table[k].entries;
		break;
630 631 632
	case TLB_DATA_1G:
		if (tlb_lld_1g[ENTRIES] < intel_tlb_table[k].entries)
			tlb_lld_1g[ENTRIES] = intel_tlb_table[k].entries;
633 634 635 636
		break;
	}
}

637
static void intel_tlb_flushall_shift_set(struct cpuinfo_x86 *c)
638 639 640 641 642 643 644 645
{
	switch ((c->x86 << 8) + c->x86_model) {
	case 0x60f: /* original 65 nm celeron/pentium/core2/xeon, "Merom"/"Conroe" */
	case 0x616: /* single-core 65 nm celeron/core2solo "Merom-L"/"Conroe-L" */
	case 0x617: /* current 45 nm celeron/core2/xeon "Penryn"/"Wolfdale" */
	case 0x61d: /* six-core 45 nm xeon "Dunnington" */
		tlb_flushall_shift = -1;
		break;
646 647 648
	case 0x63a: /* Ivybridge */
		tlb_flushall_shift = 2;
		break;
649 650 651 652 653 654 655 656 657 658 659 660 661
	case 0x61a: /* 45 nm nehalem, "Bloomfield" */
	case 0x61e: /* 45 nm nehalem, "Lynnfield" */
	case 0x625: /* 32 nm nehalem, "Clarkdale" */
	case 0x62c: /* 32 nm nehalem, "Gulftown" */
	case 0x62e: /* 45 nm nehalem-ex, "Beckton" */
	case 0x62f: /* 32 nm Xeon E7 */
	case 0x62a: /* SandyBridge */
	case 0x62d: /* SandyBridge, "Romely-EP" */
	default:
		tlb_flushall_shift = 6;
	}
}

662
static void intel_detect_tlb(struct cpuinfo_x86 *c)
663 664 665 666
{
	int i, j, n;
	unsigned int regs[4];
	unsigned char *desc = (unsigned char *)regs;
667 668 669 670

	if (c->cpuid_level < 2)
		return;

671 672 673 674 675 676 677 678 679 680 681 682 683 684 685
	/* Number of times to iterate */
	n = cpuid_eax(2) & 0xFF;

	for (i = 0 ; i < n ; i++) {
		cpuid(2, &regs[0], &regs[1], &regs[2], &regs[3]);

		/* If bit 31 is set, this is an unknown format */
		for (j = 0 ; j < 3 ; j++)
			if (regs[j] & (1 << 31))
				regs[j] = 0;

		/* Byte 0 is level count, not a descriptor */
		for (j = 1 ; j < 16 ; j++)
			intel_tlb_lookup(desc[j]);
	}
686
	intel_tlb_flushall_shift_set(c);
687 688
}

689
static const struct cpu_dev intel_cpu_dev = {
L
Linus Torvalds 已提交
690
	.c_vendor	= "Intel",
691
	.c_ident	= { "GenuineIntel" },
692
#ifdef CONFIG_X86_32
693 694
	.legacy_models = {
		{ .family = 4, .model_names =
695 696 697 698 699 700 701 702 703
		  {
			  [0] = "486 DX-25/33",
			  [1] = "486 DX-50",
			  [2] = "486 SX",
			  [3] = "486 DX/2",
			  [4] = "486 SL",
			  [5] = "486 SX/2",
			  [7] = "486 DX/2-WB",
			  [8] = "486 DX/4",
L
Linus Torvalds 已提交
704 705 706
			  [9] = "486 DX/4-WB"
		  }
		},
707
		{ .family = 5, .model_names =
708 709 710
		  {
			  [0] = "Pentium 60/66 A-step",
			  [1] = "Pentium 60/66",
L
Linus Torvalds 已提交
711
			  [2] = "Pentium 75 - 200",
712
			  [3] = "OverDrive PODP5V83",
L
Linus Torvalds 已提交
713
			  [4] = "Pentium MMX",
714
			  [7] = "Mobile Pentium 75 - 200",
L
Linus Torvalds 已提交
715 716 717
			  [8] = "Mobile Pentium MMX"
		  }
		},
718
		{ .family = 6, .model_names =
719
		  {
L
Linus Torvalds 已提交
720
			  [0] = "Pentium Pro A-step",
721 722 723 724
			  [1] = "Pentium Pro",
			  [3] = "Pentium II (Klamath)",
			  [4] = "Pentium II (Deschutes)",
			  [5] = "Pentium II (Deschutes)",
L
Linus Torvalds 已提交
725
			  [6] = "Mobile Pentium II",
726 727
			  [7] = "Pentium III (Katmai)",
			  [8] = "Pentium III (Coppermine)",
L
Linus Torvalds 已提交
728 729 730 731
			  [10] = "Pentium III (Cascades)",
			  [11] = "Pentium III (Tualatin)",
		  }
		},
732
		{ .family = 15, .model_names =
L
Linus Torvalds 已提交
733 734 735 736 737 738 739 740 741
		  {
			  [0] = "Pentium 4 (Unknown)",
			  [1] = "Pentium 4 (Willamette)",
			  [2] = "Pentium 4 (Northwood)",
			  [4] = "Pentium 4 (Foster)",
			  [5] = "Pentium 4 (Foster)",
		  }
		},
	},
742
	.legacy_cache_size = intel_size_cache,
743
#endif
744
	.c_detect_tlb	= intel_detect_tlb,
745
	.c_early_init   = early_init_intel,
L
Linus Torvalds 已提交
746
	.c_init		= init_intel,
Y
Yinghai Lu 已提交
747
	.c_x86_vendor	= X86_VENDOR_INTEL,
L
Linus Torvalds 已提交
748 749
};

Y
Yinghai Lu 已提交
750
cpu_dev_register(intel_cpu_dev);
L
Linus Torvalds 已提交
751