OcCpuLib.h 6.3 KB
Newer Older
V
vit9696 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/** @file
  Copyright (C) 2016 - 2017, The HermitCrabs Lab. All rights reserved.

  All rights reserved.

  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution.  The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/

V
vit9696 已提交
15 16
#ifndef OC_CPU_LIB_H
#define OC_CPU_LIB_H
V
vit9696 已提交
17

18
#include <IndustryStandard/CpuId.h>
19
#include <IndustryStandard/AppleIntelCpuInfo.h>
20

V
vit9696 已提交
21 22
/**
  Assumed CPU frequency when it cannot be detected.
23
  Can be overridden by e.g. emulator.
V
vit9696 已提交
24
**/
25
#ifndef OC_FALLBACK_CPU_FREQUENCY
V
vit9696 已提交
26
#define OC_FALLBACK_CPU_FREQUENCY 1000000000
27
#endif
V
vit9696 已提交
28

V
vit9696 已提交
29
typedef struct {
V
vit9696 已提交
30 31 32
  //
  // Note, Vendor and BrandString are reordered for proper alignment.
  //
33 34 35 36 37 38 39 40 41
  UINT32                  Vendor[4];
  CHAR8                   BrandString[48];

  CPUID_VERSION_INFO_EAX  CpuidVerEax;
  CPUID_VERSION_INFO_EBX  CpuidVerEbx;
  CPUID_VERSION_INFO_ECX  CpuidVerEcx;
  CPUID_VERSION_INFO_EDX  CpuidVerEdx;

  UINT32                  MicrocodeRevision;
42
  BOOLEAN                 Hypervisor;   ///< indicate whether we are under virtualization
43 44 45 46 47 48 49 50 51 52 53 54 55 56

  UINT8                   Type;
  UINT8                   Family;
  UINT8                   Model;
  UINT8                   ExtModel;
  UINT8                   ExtFamily;
  UINT8                   Stepping;
  UINT64                  Features;
  UINT64                  ExtFeatures;
  UINT32                  Signature;
  UINT8                   Brand;
  UINT16                  AppleProcessorType;
  BOOLEAN                 CstConfigLock;

57
  UINT32                  MaxId;
58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73
  UINT32                  MaxExtId;

  UINT8                   MaxDiv;
  UINT8                   CurBusRatio;  ///< Current Multiplier
  UINT8                   MinBusRatio;  ///< Min Bus Ratio
  UINT8                   MaxBusRatio;  ///< Max Bus Ratio

  UINT8                   TurboBusRatio1;
  UINT8                   TurboBusRatio2;
  UINT8                   TurboBusRatio3;
  UINT8                   TurboBusRatio4;

  UINT16                  PackageCount;
  UINT16                  CoreCount;
  UINT16                  ThreadCount;

74 75 76 77 78
  //
  // External clock for SMBIOS Type4 table.
  //
  UINT16                  ExternalClock;

79 80 81 82 83 84 85
  //
  // Platform-dependent frequency for the Always Running Timer (ART), normally
  // 24Mhz. Firmwares may choose to override this. Some CPUs like Xeon Scalable
  // use a different frequency. CPUs report the frequency through CPUID.15H.ECX.
  // If unreported, the frequency is looked up based on the model and family.
  //
  // Nominal Core Crystal Clock Frequency for known processor families:
86 87 88
  //   Intel Xeon Scalable with CPUID signature 0x0655: 25 Mhz     (server segment)
  //   6th and 7th generation Intel Core & Xeon W:      24 Mhz     (client segment)
  //   Nex Generation Intel Atom with CPUID 0x065C:     19.2 Mhz   (atom segment)
89
  //
90
  UINT64                  ARTFrequency;
91 92 93 94 95 96 97 98 99

  //
  // The CPU frequency derived from either CPUFrequencyFromTSC (legacy) or
  // CPUFrequencyFromART (preferred for Skylake and presumably newer processors
  // that have an Always Running Timer).
  //
  // CPUFrequencyFromTSC should approximate equal CPUFrequencyFromART. If not,
  // there is likely a bug or miscalculation.
  //
100
  UINT64                  CPUFrequency;
101 102 103 104 105 106 107 108

  //
  // The CPU frequency as reported by the Time Stamp Counter (TSC).
  //
  UINT64                  CPUFrequencyFromTSC;

  //
  // The CPU frequency derived from the Always Running Timer (ART) frequency:
M
M. R. Miller 已提交
109
  //   TSC Freq = (ART Freq * CPUID.15H:EBX[31:0]) / CPUID.15H:EAX[31:0]
110 111 112 113 114
  //
  // 0 if ART is not present.
  //
  UINT64                  CPUFrequencyFromART;

115 116 117 118
  //
  // TSC adjustment value read from MSR_IA32_TSC_ADJUST if present.
  //
  UINT64                  TscAdjust;
119 120 121 122 123 124 125

  //
  // The CPU frequency derived from the CPUID VMWare Timing leaf.
  // 0 if VMWare Timing leaf is not present.
  //
  UINT64                  CPUFrequencyFromVMT;

126 127 128 129
  //
  // The Front Side Bus (FSB) frequency calculated from dividing the CPU
  // frequency by the Max Ratio.
  //
130
  UINT64                  FSBFrequency;
131
} OC_CPU_INFO;
V
vit9696 已提交
132

133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
typedef enum {
  OcCpuGenerationUnknown,
  OcCpuGenerationPenryn,
  OcCpuGenerationNehalem,
  OcCpuGenerationWestmere,
  OcCpuGenerationSandyBridge,
  OcCpuGenerationIvyBridge,
  OcCpuGenerationHaswell,
  OcCpuGenerationBroadwell,
  OcCpuGenerationSkylake,
  OcCpuGenerationKabyLake,
  OcCpuGenerationCoffeeLake,
  OcCpuGenerationCannonLake,
  OcCpuGenerationMaxGeneration
} OC_CPU_GENERATION;

149 150
/**
  Scan the processor and fill the cpu info structure with results.
V
vit9696 已提交
151

152
  @param[in] Cpu  A pointer to the cpu info structure to fill with results.
V
vit9696 已提交
153
**/
154
VOID
V
vit9696 已提交
155
OcCpuScanProcessor (
156
  IN OUT OC_CPU_INFO  *Cpu
V
vit9696 已提交
157 158
  );

159 160 161 162 163 164 165 166 167 168 169
/**
  Disable flex ratio if it has invalid value.
  Commonly fixes early reboot on APTIO IV (Ivy/Haswell).

  @param[in] Cpu  A pointer to the cpu info.
**/
VOID
OcCpuCorrectFlexRatio (
  IN OC_CPU_INFO  *Cpu
  );

170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188
/**
  Synchronise TSC on all cores (needed on server chipsets and some laptops).
  This does not fully replace VoodooTscSync or TSCAdjustReset due to
  the need to sync on S3 as well and may also work far less reliably
  due to the limitation of UEFI firmwares not letting us run MSR updates in
  parallel with BSP and AP cores. However, it lets debug kernels work
  most of the time till the time TSC kexts start.

  @param[in]  Cpu       A pointer to the cpu info.
  @param[in]  Timeout   Amount of time to wait for CPU core rendezvous.

  @retval EFI_SUCCESS on success.
**/
EFI_STATUS
OcCpuCorrectTscSync (
  IN OC_CPU_INFO  *Cpu,
  IN UINTN        Timeout
  );

189 190 191 192 193 194 195
/**
  Converts CPUID Family and Model extracted from EAX
  CPUID (1) call to AppleFamily value. This implements
  cpuid_set_cpufamily functionality as it is in XNU.

  @param[in] VersionEax  CPUID (1) EAX value.

196
  @retval Apple Family (e.g. CPUFAMILY_UNKNOWN)
197 198 199
**/
UINT32
OcCpuModelToAppleFamily (
200
  IN CPUID_VERSION_INFO_EAX  VersionEax
201 202
  );

203
/**
204
  Obtain CPU's generation.
205

206 207 208 209
  @retval CPU's generation (e.g. OcCpuGenerationUnknown).
 */
OC_CPU_GENERATION
OcCpuGetGeneration (
210 211 212
  VOID
  );

213 214 215
/**
  Obtain CPU's invariant TSC frequency.

V
vit9696 已提交
216
  @retval CPU's TSC frequency or OC_FALLBACK_CPU_FREQUENCY.
217 218 219 220 221 222
**/
UINT64
OcGetTSCFrequency (
  VOID
  );

V
vit9696 已提交
223
#endif // OC_CPU_LIB_H_