- 16 4月, 2021 2 次提交
- 05 4月, 2021 2 次提交
- 04 4月, 2021 4 次提交
-
-
由 Yinan Xu 提交于
-
由 Steve Gou 提交于
* ras: partly handle stack overflow problems * ras: add overflow and underflow statistics
-
由 Jay 提交于
useRefillReg is not be used when holdRead
-
由 William Wang 提交于
FDivSqrt: update to srt4
-
- 03 4月, 2021 2 次提交
- 02 4月, 2021 3 次提交
-
-
由 Yinan Xu 提交于
Bump chisel to v3.4.3 and re-add `-X verilog` parameter for chisel runs. Our transform seems to have conflicts when `-X verilog` is not set.
-
由 Yinan Xu 提交于
-
由 allen 提交于
* Fixed perf counter does not print bug in BlockInclusiveCache. * BlockInclusiveCache: Dont Probe L1 On Hint Hit. * L2 use UncachedGet, L3 cache Get. * Bump L2 Co-authored-by: NLinJiawei <linjiav@outlook.com>
-
- 01 4月, 2021 4 次提交
-
-
由 Yinan Xu 提交于
* Add ResetRegGen module to generate reset signals for different modules To meet physical design requirements, reset signals for different modules need to be generated respectively. This commit adds a ResetRegGen module to automatically generate reset registers and connects different reset signals to different modules, including l3cache, l2cache, core. L1plusCache, MemBlock, IntegerBlock, FloatBlock, CtrlBlock, Frontend are reset one by one.
-
由 Yinan Xu 提交于
* ICache: set holdRead to true for meta and data SRAMs SyncReadMem generates the verilog behavior model whose output rdata is always mem(RegNext(raddr)). Accidentally, ICache will not change meta and data SRAMs' raddr if the second pipeline stage is stalled (and ren is false). Thus, the SRAMs seem to have the holdRead property. Obviously, it will cause errors on real SRAMs. We set holdRead to true to fix the bug. * L1plusCache: set holdRead to true for SRAMs * Makefile: enable SRAM randomization for verilator simulation Previously we don't use the --infer-rw and --repl-seq-mem flags for simulation verilog. However, the SyncReadMem fails to generate random read data when ren is not set. In this commit, SyncReadMem is changed to blackboxes and generated by the vlsi_mem_gen script. RANDOMIZE_GARBAGE_ASSIGN flag is defined to enable randomization.
-
由 Yinan Xu 提交于
SyncReadMem generates the verilog behavior model whose output rdata is always mem(RegNext(raddr)). Accidentally, ICache will not change meta and data SRAMs' raddr if the second pipeline stage is stalled (and ren is false). Thus, the SRAMs seem to have the holdRead property. Obviously, it will cause errors on real SRAMs. We set holdRead to true to fix the bug.
-
由 Yinan Xu 提交于
-
- 31 3月, 2021 5 次提交
-
-
由 wakafa 提交于
* csr: remove unused input perfcnt io * perfcnt: add some in-core hardware performance counters * perfcnt: optimize timing for hardware performance counters * csr: bug fixing for perf-cnt wiring
-
由 wakafa 提交于
* csr: remove unused input perfcnt io * perfcnt: add some in-core hardware performance counters * perfcnt: optimize timing for hardware performance counters
-
由 Yinan Xu 提交于
-
由 Yinan Xu 提交于
-
由 Jay 提交于
* AXIFlash: use blackbox to rebuild flash * device.cpp: add init_flash * Add flash.cpp for DPI-C funtion * Flash: use USE_BIN to enable FI from flash * AXIFlash: delete original flash
-
- 30 3月, 2021 5 次提交
-
-
由 ljw 提交于
-
由 Yinan Xu 提交于
-
由 wakafa 提交于
-
由 zhanglinjuan 提交于
-
由 Yinan Xu 提交于
-
- 29 3月, 2021 1 次提交
-
-
由 wakafa 提交于
-
- 28 3月, 2021 1 次提交
-
-
由 allen 提交于
* Fixed perf counter does not print bug in BlockInclusiveCache. * Bump l2 Co-authored-by: NLinJiawei <linjiav@outlook.com>
-
- 27 3月, 2021 1 次提交
-
-
由 ljw 提交于
* L2/L3: set replacement policy to plru * Bump l2
-
- 26 3月, 2021 7 次提交
-
-
由 Yinan Xu 提交于
L1/L2 Add perf counters
-
由 Allen 提交于
-
由 Allen 提交于
L2 and L3 Only enablePerf when XSCore enables perf.
-
由 Allen 提交于
-
由 Wonicon 提交于
* l2,timing: bump l2/l3 cache This will necessarily add several cycles to L2/L3 cache responsing time. * l2,l3: bump timing tweaks Resolved timeout in debian boot. Remove repeat feature to avoid directory disturbing (repeat allows to use previous tag and victim info which is dangerous). TODO: - [ ] Another directory atomicity weakness that heavy l1 release can overwrite l3tol2 probe directory update, for example: l1.rel.TtoB write dirty -> l1.rel.BtoN readout dirty then writeback l2.probeAck.BtoB write non-dirty (not saved) l3 think l2 is branch, but l2 is still trunk. But forbid nestB and nestC can cause deadlock... - [ ] Delay bankedStore one more cycle for L3 large sram timing. * l2,l3: change mshr amount to 15
-
由 Lemover 提交于
* RS: fix bug that fp src's flushed enqueue conflicts with next enqueue * RS: fix bug that ctrl's flushed enqueue conflicts with next enqueue
-
- 25 3月, 2021 3 次提交
-
-
由 Allen 提交于
XSPerfAccumulate: sum up performance values. XSPerfHistogram: count the occurrence of performance values, split them into bins, so that we can estimate their distribution. XSPerfMax: get max of performance values.
-
由 Allen 提交于
Not tested yet. Added: * L1 MSHR occupation * L1 MSHR latency * L1 Load Miss latency * L1 Store latency * L1 Store occupation * L1 Load req count
-
由 Allen 提交于
-