- 14 12月, 2019 3 次提交
- 12 12月, 2019 1 次提交
-
-
由 Zihao Yu 提交于
Debian See merge request projectn/noop!66
-
- 11 12月, 2019 22 次提交
-
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 William Wang 提交于
-
由 William Wang 提交于
-
由 William Wang 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 William Wang 提交于
* According to The RISC-V Instruction Set Manual Volume II: Privileged Architecture, for instruction-fetch access or page-fault exceptions on systems with variable-length instructions, m/stval will contain the virtual address of the portion of the instruction that caused the fault while m/sepc will point to the beginning of the instruction.
-
由 Zihao Yu 提交于
* To run more programs on debian, we use 256MB memory described in dts. But if the hardware still provides 128MB memory, the memory access will wrap around when Linux allocate a physical page excceed 128MB, which causes wrong memory access.
-
由 Zihao Yu 提交于
* after 4 hours, the command will be sent repeatly
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
* An instruciton fetch will set the A bit of the PTE, even this instruction will be flushed later due to branch mis-prediction. Although this will not cause correctness issue, it will introduce inconsistent behavior compared with NEMU. * To run DiffTest while testing debian, a solution is to disable updating A bit and D bit in both NOOP and NEMU.
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
* this can reduce the idle time in Linux
-
由 Zihao Yu 提交于
* this is because we can not control the mip.mtip bit in NEMU
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
- 09 12月, 2019 7 次提交
-
-
由 Zihao Yu 提交于
Makefile: add version information to the generated verilog See merge request projectn/noop!65
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
Fetch mmio See merge request projectn/noop!64
-
由 Zihao Yu 提交于
* This will skip instruction fetching from MMIO, which is hard to compare with NEMU.
-
由 Zihao Yu 提交于
* IFU will send 64-bit fetch requests. Originally flash will only response with rdata = 0x00000000????????. For instrucitons aligned at 4-byte address, IDU will select 0x00000000 as the target instruction. * To fix this, we let flash reponse with 2 copies. * Note that RVC instruction stream like 0xccbbbbbbbbaa in flash can not be handled correctly. The current solution only support non-RVC code in flash.
-
由 Zihao Yu 提交于
* NOTE: if we fetch and execute a store instruction from MMIO, currently DiffTest can not handle this situation.
-
由 Zihao Yu 提交于
-
- 30 11月, 2019 1 次提交
-
-
由 Zihao Yu 提交于
Peripheral See merge request projectn/noop!63
-
- 29 11月, 2019 6 次提交
-
-
由 Zihao Yu 提交于
-
由 Zihao Yu 提交于
-
由 Wang Huizhe 提交于
Otherwise the upstream dmemXbar will not behave correctly.
-
由 Wang Huizhe 提交于
This reverts commit 196971d7.
-
由 Wang Huizhe 提交于
This reverts commit d336f385.
-
由 Wang Huizhe 提交于
Otherwise dmemXbar will not behave correctly.
-