提交 · 0a6d33c1625fc87152dd61473a8e1f75804c843e · OpenXiangShan / XiangShan

23 2月, 2021 3 次提交
- Y
  Merge pull request #571 from RISCVERS/opt-commit-type · 0a6d33c1
  由 Yinan Xu 提交于 2月 23, 2021
```
dispatch1: compute lsqNeedAlloc in rename for better timing
```
  0a6d33c1
- Y
  
  dispatch1: compute lsqNeedAlloc in rename for better timing · 049559e7
  由 Yinan Xu 提交于 2月 23, 2021
  
  049559e7
- Y
  Merge pull request #569 from RISCVERS/opt-ibuffer · 70051210
  由 Yinan Xu 提交于 2月 23, 2021
```
ibuffer: use wire for validEntries
```
  70051210
21 2月, 2021 7 次提交
- Y
  
  Merge branch 'master' into opt-ibuffer · e1f567d3
  由 Yinan Xu 提交于 2月 21, 2021
  
  e1f567d3
- W
  Merge pull request #570 from RISCVERS/mem-timing · e94eb96f
  由 William Wang 提交于 2月 21, 2021
```
Opt memblock timing, dcache timing ignored for now
```
  e94eb96f
- W
  
  Merge branch 'master' into mem-timing · 33fef11c
  由 William Wang 提交于 2月 21, 2021
  
  33fef11c
- W
  
  Merge remote-tracking branch 'origin/debug-mem-linux' into mem-timing · 092c5352
  由 William Wang 提交于 2月 21, 2021
  
  092c5352
- W
  
  Merge remote-tracking branch 'origin/temp-xspf' into mem-timing · 825f7618
  由 William Wang 提交于 2月 21, 2021
  
  825f7618
- W
  LoadQueue: fix rollback gen logic · e70312e7
  由 William Wang 提交于 2月 21, 2021
```
Former rollback will now cancel later rollback correctly
```
  e70312e7
- Y
  
  ibuffer: use wire for validEntries · fabcb6f8
  由 Yinan Xu 提交于 2月 21, 2021
  
  fabcb6f8
20 2月, 2021 6 次提交
- W
  
  xsperf: fix lsq perf counter · ee140a97
  由 William Wang 提交于 2月 20, 2021
  
  ee140a97
- Y
  Merge pull request #568 from RISCVERS/bug-missqueue · 2e548fed
  由 Yinan Xu 提交于 2月 20, 2021
```
MissQueue: fix bug that st may cover should_refill_data when mering a ld
```
  2e548fed
- W
  
  Merge remote-tracking branch 'origin/mem-timing' into temp-xspf · 050c9bdd
  由 William Wang 提交于 2月 20, 2021
  
  050c9bdd
- W
  
  Merge remote-tracking branch 'origin/master' into temp-xspf · 49450066
  由 William Wang 提交于 2月 20, 2021
  
  49450066
- Z
  
  MissQueue: fix bug that st may cover should_refill_data when mering a ld · d0be71e2
  由 zhanglinjuan 提交于 2月 20, 2021
  
  d0be71e2
- W
  
  LoadQueue: do not writeback inst if rs will resend it · e0aed652
  由 William Wang 提交于 2月 20, 2021
  
  e0aed652
19 2月, 2021 9 次提交
- S
  Merge pull request #567 from RISCVERS/merge-sc-loop · 2118190b
  由 Steve Gou 提交于 2月 19, 2021
```
Merge new loop predictor and statistical corrector into master
```
  2118190b
- L
  
  tage: initialize scmeta to dontcare · f6ea1b4a
  由 Lingrui98 提交于 2月 19, 2021
  
  f6ea1b4a
- L
  
  Merge remote-tracking branch 'origin/tage-sc-update-timing' into merge-sc-loop · 3750bae1
  由 Lingrui98 提交于 2月 19, 2021
  
  3750bae1
- L
  
  tage-sc: add one cycle for update · eac86a88
  由 Lingrui98 提交于 2月 19, 2021
  
  eac86a88
- L
  
  core: disable sc · 88fcd071
  由 Lingrui98 提交于 2月 19, 2021
  
  88fcd071
- L
  
  Merge remote-tracking branch 'origin/dev-sc' into merge-sc-loop · a49575ce
  由 Lingrui98 提交于 2月 19, 2021
  
  a49575ce
- W
  
  Merge branch 'mem-timing' of https://github.com/RISCVERS/XiangShan into mem-timing · f27e03e0
  由 William Wang 提交于 2月 19, 2021
  
  f27e03e0
- W
  
  Sbuffer: update difftest io · 64f29f11
  由 William Wang 提交于 2月 19, 2021
  
  64f29f11
- W
  
  Merge remote-tracking branch 'origin/master' into mem-timing · 4d0b125e
  由 William Wang 提交于 2月 19, 2021
  
  4d0b125e
17 2月, 2021 7 次提交
- L
  
  tage: totally remove reset logic out of sram · 224815d7
  由 Lingrui98 提交于 2月 17, 2021
  
  224815d7
- L
  
  bpu: use built-in reset method for sram in tage and sc · 54ae8c26
  由 Lingrui98 提交于 2月 17, 2021
  
  54ae8c26
- S
  Merge pull request #566 from RISCVERS/sram-multiway-write · a2130c63
  由 Steve Gou 提交于 2月 17, 2021
```
sram template: support multi-way write
```
  a2130c63
- L
  
  ifu: merge srams with the same raddr · 6f3fd419
  由 Lingrui98 提交于 2月 17, 2021
  
  6f3fd419
- L
  
  Merge remote-tracking branch 'origin/sram-multiway-write' into ifu-merge-sram · 4e92be88
  由 Lingrui98 提交于 2月 17, 2021
  
  4e92be88
- L
  
  sram template: support multi-way write · 26549752
  由 Lingrui98 提交于 2月 17, 2021
  
  26549752
- L
  
  Merge remote-tracking branch 'origin/master' into dev-sc · 89c124cd
  由 Lingrui98 提交于 2月 17, 2021
  
  89c124cd
10 2月, 2021 8 次提交
- Y
  Merge pull request #553 from RISCVERS/vcs-top · 70e9016b
  由 Yinan Xu 提交于 2月 10, 2021
```
add vcs simulator support
```
  70e9016b
- Y
  
  vcs: testbench files moved to src/test/vcs · 4c2a76f6
  由 Yinan Xu 提交于 2月 10, 2021
  
  4c2a76f6
- Y
  
  Merge remote-tracking branch 'origin/master' into vcs-top · 9dcaf619
  由 Yinan Xu 提交于 2月 10, 2021
  
  9dcaf619
- W
  Merge pull request #565 from RISCVERS/dual-dev · 6ef535f1
  由 wakafa 提交于 2月 10, 2021
```
difftest: merge compatible nemu-proxy into XS project
```
  6ef535f1
- W
  
  difftest: resolve nemu-proxy api compatibility issue · dd2ddddf
  由 wangkaifan 提交于 2月 10, 2021
  
  dd2ddddf
- W
  
  Merge branch 'dual-dev' of https://github.com/RISCVERS/XiangShan into dual-dev · 02e478df
  由 wangkaifan 提交于 2月 10, 2021
  
  02e478df
- W
  
  misc: fix compilation warning · efbc8e57
  由 wangkaifan 提交于 2月 10, 2021
  
  efbc8e57
- W
  
  Merge branch 'master' of https://github.com/RISCVERS/XiangShan into dual-dev · 1e6508ac
  由 wangkaifan 提交于 2月 10, 2021
  
  1e6508ac

OpenXiangShan / XiangShan 12 个月 前同步成功

OpenXiangShan / XiangShan
12 个月前同步成功