* Note that at the time of flushing, we also access BTB to predict the
  npc of the redirected target instruction. After the delay update of
  this patch, it will cause a read write conflict for the single-port
  SRAM. Therefore we disable the prediction of the redirected target
  instruction. This will reduce the IPC: 0.544548 -> 0.543382