For single port SRAM icache, we disable read when write. So we disable
if1_cango when flush if2 register