riscv64,intr: use machine external interrupt

1d5d6e51 · Zihao Yu · de50b4ee · 1d5d6e51
隐藏空白更改
内联并排

Showing with 2 addition and 1 deletion

src/isa/riscv64/intr.c src/isa/riscv64/intr.c +2 -1

未找到文件。
--- a/src/isa/riscv64/intr.c
+++ b/src/isa/riscv64/intr.c
@@ -17,7 +17,8 @@ void raise_intr(uint32_t NO, vaddr_t epc) {
 bool isa_query_intr(void) {
  if (cpu.INTR && mstatus->mie) {
    cpu.INTR = false;
-    raise_intr(0x80000005, cpu.pc);
+    // machine external interrupt
+    raise_intr(0x8000000b, cpu.pc);
    return true;
  }
  return false;