Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
xiphi1978
linux
提交
c97f8c92
L
linux
项目概览
xiphi1978
/
linux
通知
2
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
L
linux
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
c97f8c92
编写于
8月 19, 2012
作者:
B
Ben Skeggs
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
drm/nouveau/fifo: use defines instead of hardcoded class ids
Signed-off-by:
N
Ben Skeggs
<
bskeggs@redhat.com
>
上级
1971f04e
变更
9
隐藏空白更改
内联
并排
Showing
9 changed file
with
20 addition
and
12 deletion
+20
-12
drivers/gpu/drm/nouveau/core/engine/fifo/nv04.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv04.c
+1
-1
drivers/gpu/drm/nouveau/core/engine/fifo/nv10.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv10.c
+1
-1
drivers/gpu/drm/nouveau/core/engine/fifo/nv17.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv17.c
+1
-1
drivers/gpu/drm/nouveau/core/engine/fifo/nv40.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv40.c
+1
-1
drivers/gpu/drm/nouveau/core/engine/fifo/nv50.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv50.c
+2
-2
drivers/gpu/drm/nouveau/core/engine/fifo/nv84.c
drivers/gpu/drm/nouveau/core/engine/fifo/nv84.c
+2
-2
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
+1
-1
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
+1
-1
drivers/gpu/drm/nouveau/nouveau_chan.c
drivers/gpu/drm/nouveau/nouveau_chan.c
+10
-2
未找到文件。
drivers/gpu/drm/nouveau/core/engine/fifo/nv04.c
浏览文件 @
c97f8c92
...
...
@@ -247,7 +247,7 @@ nv04_fifo_ofuncs = {
static
struct
nouveau_oclass
nv04_fifo_sclass
[]
=
{
{
0x006b
,
&
nv04_fifo_ofuncs
},
{
NV03_CHANNEL_DMA_CLASS
,
&
nv04_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nv10.c
浏览文件 @
c97f8c92
...
...
@@ -106,7 +106,7 @@ nv10_fifo_ofuncs = {
static
struct
nouveau_oclass
nv10_fifo_sclass
[]
=
{
{
0x006e
,
&
nv10_fifo_ofuncs
},
{
NV10_CHANNEL_DMA_CLASS
,
&
nv10_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nv17.c
浏览文件 @
c97f8c92
...
...
@@ -113,7 +113,7 @@ nv17_fifo_ofuncs = {
static
struct
nouveau_oclass
nv17_fifo_sclass
[]
=
{
{
0x176e
,
&
nv17_fifo_ofuncs
},
{
NV17_CHANNEL_DMA_CLASS
,
&
nv17_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nv40.c
浏览文件 @
c97f8c92
...
...
@@ -232,7 +232,7 @@ nv40_fifo_ofuncs = {
static
struct
nouveau_oclass
nv40_fifo_sclass
[]
=
{
{
0x406e
,
&
nv40_fifo_ofuncs
},
{
NV40_CHANNEL_DMA_CLASS
,
&
nv40_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nv50.c
浏览文件 @
c97f8c92
...
...
@@ -346,8 +346,8 @@ nv50_fifo_ofuncs_ind = {
static
struct
nouveau_oclass
nv50_fifo_sclass
[]
=
{
{
0x506e
,
&
nv50_fifo_ofuncs_dma
},
{
0x506f
,
&
nv50_fifo_ofuncs_ind
},
{
NV50_CHANNEL_DMA_CLASS
,
&
nv50_fifo_ofuncs_dma
},
{
NV50_CHANNEL_IND_CLASS
,
&
nv50_fifo_ofuncs_ind
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nv84.c
浏览文件 @
c97f8c92
...
...
@@ -310,8 +310,8 @@ nv84_fifo_ofuncs_ind = {
static
struct
nouveau_oclass
nv84_fifo_sclass
[]
=
{
{
0x826e
,
&
nv84_fifo_ofuncs_dma
},
{
0x826f
,
&
nv84_fifo_ofuncs_ind
},
{
NV84_CHANNEL_DMA_CLASS
,
&
nv84_fifo_ofuncs_dma
},
{
NV84_CHANNEL_IND_CLASS
,
&
nv84_fifo_ofuncs_ind
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
浏览文件 @
c97f8c92
...
...
@@ -258,7 +258,7 @@ nvc0_fifo_ofuncs = {
static
struct
nouveau_oclass
nvc0_fifo_sclass
[]
=
{
{
0x906f
,
&
nvc0_fifo_ofuncs
},
{
NVC0_CHANNEL_IND_CLASS
,
&
nvc0_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
浏览文件 @
c97f8c92
...
...
@@ -303,7 +303,7 @@ nve0_fifo_ofuncs = {
static
struct
nouveau_oclass
nve0_fifo_sclass
[]
=
{
{
0xa06f
,
&
nve0_fifo_ofuncs
},
{
NVE0_CHANNEL_IND_CLASS
,
&
nve0_fifo_ofuncs
},
{}
};
...
...
drivers/gpu/drm/nouveau/nouveau_chan.c
浏览文件 @
c97f8c92
...
...
@@ -187,7 +187,11 @@ nouveau_channel_ind(struct nouveau_drm *drm, struct nouveau_cli *cli,
u32
parent
,
u32
handle
,
u32
engine
,
struct
nouveau_channel
**
pchan
)
{
static
const
u16
oclasses
[]
=
{
0xa06f
,
0x906f
,
0x826f
,
0x506f
,
0
};
static
const
u16
oclasses
[]
=
{
NVE0_CHANNEL_IND_CLASS
,
NVC0_CHANNEL_IND_CLASS
,
NV84_CHANNEL_IND_CLASS
,
NV50_CHANNEL_IND_CLASS
,
0
};
const
u16
*
oclass
=
oclasses
;
struct
nve0_channel_ind_class
args
;
struct
nouveau_channel
*
chan
;
...
...
@@ -221,7 +225,11 @@ static int
nouveau_channel_dma
(
struct
nouveau_drm
*
drm
,
struct
nouveau_cli
*
cli
,
u32
parent
,
u32
handle
,
struct
nouveau_channel
**
pchan
)
{
static
const
u16
oclasses
[]
=
{
0x406e
,
0x176e
,
0x006e
,
0x006b
,
0
};
static
const
u16
oclasses
[]
=
{
NV40_CHANNEL_DMA_CLASS
,
NV17_CHANNEL_DMA_CLASS
,
NV10_CHANNEL_DMA_CLASS
,
NV03_CHANNEL_DMA_CLASS
,
0
};
const
u16
*
oclass
=
oclasses
;
struct
nv03_channel_dma_class
args
;
struct
nouveau_channel
*
chan
;
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录