startup_es32f065x.s 10.7 KB
Newer Older
W
wangyq2018 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
;*******************************************************************************
; file       : startup_es32f065x.s
; description: es32f065x Device Startup File
; author     : AE Team
; data       : 29 Aug 2017
; Copyright (C) Shanghai Eastsoft Microelectronics Co. Ltd. All rights reserved.
;*******************************************************************************

;Stack Configuration------------------------------------------------------------
Stack_Size      EQU     0x00000400
                AREA    STACK, NOINIT, READWRITE, ALIGN=3
Stack_Mem       SPACE   Stack_Size
__initial_sp
;-------------------------------------------------------------------------------

;Heap Configuration-------------------------------------------------------------
Heap_Size       EQU     0x00000000
                AREA    HEAP, NOINIT, READWRITE, ALIGN=3
__heap_base
Heap_Mem        SPACE   Heap_Size
__heap_limit
;-------------------------------------------------------------------------------
                PRESERVE8
                THUMB

; Vector Table Mapped to Address 0 at Reset-------------------------------------
                AREA    RESET, DATA, READONLY
                EXPORT  __Vectors

__Vectors       DCD     __initial_sp                      ;0,  load top of stack
                DCD     Reset_Handler                     ;1,  reset handler
                DCD     NMI_Handler                       ;2,  nmi handler
                DCD     HardFault_Handler                 ;3,  hard fault handler
                DCD     0                                 ;4,  MPU Fault Handler
                DCD     0                                 ;5,  Bus Fault Handler
                DCD     0                                 ;6,  Usage Fault Handler
                DCD     0                                 ;7,  Reserved
                DCD     0                                 ;8,  Reserved
                DCD     0                                 ;9,  Reserved
                DCD     0                                 ;10, Reserved
                DCD     SVC_Handler                       ;11, svcall handler
                DCD     DebugMon_Handler                  ;12, Debug Monitor Handler
                DCD     0                                 ;13, Reserved
                DCD     PendSV_Handler                    ;14, pendsv handler
                DCD     SysTick_Handler                   ;15, systick handler
                DCD     WWDG_IWDG_Handler                 ;16, irq0    WWDG_IWDG handler
                DCD     LVD_Handler                       ;17, irq1    LVD handler
48
                DCD     RTC_TSENSE_Handler                  ;18, irq2    RTC handler
W
wangyq2018 已提交
49 50 51 52 53 54 55 56 57 58 59 60
                DCD     CRYPT_TRNG_Handler                ;19, irq3    CRYPT handler
                DCD     CMU_Handler                       ;20, irq4    CMU handler
                DCD     EXTI0_3_Handler                   ;21, irq5    EXTI0_3 handler
                DCD     EXTI4_7_Handler                   ;22, irq6    EXTI4_7 handler
                DCD     EXTI8_11_Handler                  ;23, irq7    EXTI8_11 handler
                DCD     EXTI12_15_Handler                 ;24, irq8    EXTI12_15 handler
                DCD     DMA_Handler                       ;25, irq9    DMA handler
                DCD     CAN0_Handler                      ;26, irq10   CAN0_CRYPT_TRNG handler
                DCD     LPTIM0_SPI2_Handler               ;27, irq11   LPTIM0_SPI2 handler
                DCD     ADC_ACMP_Handler                  ;28, irq12   ADC_ACMP handler
                DCD     AD16C4T0_BRK_UP_TRIG_COM_Handler  ;29, irq13   AD16C4T0_BRK_UP_TRIG_COM handler
                DCD     AD16C4T0_CC_Handler               ;30, irq14   AD16C4T0_CC handler
61 62
                DCD     BS16T0_Handler		          ;31, irq15   BS16T0 handler
                DCD     0             			  ;32, irq16   Reserved
W
wangyq2018 已提交
63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
                DCD     GP16C2T0_Handler                  ;33, irq17   GP16C2T0 handler
                DCD     GP16C2T1_Handler                  ;34, irq18   GP16C2T1 handler
                DCD     BS16T1_UART2_Handler              ;35, irq19   BS16T1_UART2 handler
                DCD     BS16T2_UART3_Handler              ;36, irq20   BS16T2_UART3 handler
                DCD     GP16C4T0_LCD_Handler              ;37, irq21   GP16C4T0_LCD handler
                DCD     BS16T3_DAC0_Handler               ;38, irq22   BS16T3_DAC0  handler
                DCD     I2C0_Handler                      ;39, irq23   I2C0 handler
                DCD     I2C1_Handler                      ;40, irq24   I2C1 handler
                DCD     SPI0_Handler                      ;41, irq25   SPI0 handler
                DCD     SPI1_Handler                      ;42, irq26   SPI1 handler
                DCD     UART0_Handler                     ;43, irq27   UART0 handler
                DCD     UART1_Handler                     ;44, irq28   UART1 handler
                DCD     USART0_Handler                    ;45, irq29   USART0 handler
                DCD     USART1_Handler                    ;46, irq30   USART1 handler
                DCD     LPUART0_Handler                   ;47, irq31   LPUART0 handler

;-------------------------------------------------------------------------------
                AREA    INT, CODE, READONLY             ;code begin

;Reset Handler----------------------------------------------
Reset_Handler   PROC
84 85 86 87 88 89 90
	EXPORT  Reset_Handler                  [WEAK]
	IMPORT  __main
	LDR     R0, =__main
	BX      R0
	NOP
	ALIGN
	ENDP
W
wangyq2018 已提交
91 92 93

;system int-------------------------------------------------
NMI_Handler     PROC                           ;int 2
94 95 96
	EXPORT  NMI_Handler                    [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
97 98

HardFault_Handler \
99 100 101 102
	PROC                                   ;int3
	EXPORT  HardFault_Handler              [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
103 104

SVC_Handler \
105 106 107 108
	PROC                                   ;int11
	EXPORT  SVC_Handler                    [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
109 110

DebugMon_Handler \
111 112 113 114
	PROC                                   ;int12
	EXPORT  DebugMon_Handler               [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
115 116

PendSV_Handler  PROC                           ;int14
117 118 119
	EXPORT  PendSV_Handler                 [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
120 121

SysTick_Handler \
122 123 124 125
	PROC                                   ;int15
	EXPORT  SysTick_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
126 127 128

;peripheral module int -----------------------------------------------
WWDG_IWDG_Handler \
129 130 131 132
	PROC                                   ;int16
	EXPORT  WWDG_IWDG_Handler              [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
133 134

LVD_Handler \
135 136 137 138
	PROC                                   ;int17
	EXPORT  LVD_Handler                    [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
139

140 141 142 143 144
RTC_TSENSE_Handler \
	PROC                                   ;int18
	EXPORT  RTC_TSENSE_Handler             [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
145 146

CRYPT_TRNG_Handler \
147 148 149 150
	PROC                                   ;int19
	EXPORT  CRYPT_TRNG_Handler             [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
151 152

CMU_Handler \
153 154 155 156
	PROC                                   ;int20
	EXPORT  CMU_Handler                    [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
157 158

EXTI0_3_Handler \
159 160 161 162
	PROC                                   ;int21
	EXPORT  EXTI0_3_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
163 164

EXTI4_7_Handler \
165 166 167 168
	PROC                                   ;int22
	EXPORT  EXTI4_7_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
169 170

EXTI8_11_Handler \
171 172 173 174
	PROC                                   ;int23
	EXPORT  EXTI8_11_Handler               [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
175 176

EXTI12_15_Handler \
177 178 179 180
	PROC                                   ;int24
	EXPORT  EXTI12_15_Handler              [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
181 182

DMA_Handler \
183 184 185 186
	PROC                                   ;int25
	EXPORT  DMA_Handler                    [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
187 188

CAN0_Handler \
189 190 191 192
	PROC                                   ;int26
	EXPORT  CAN0_Handler                   [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
193 194

LPTIM0_SPI2_Handler \
195 196 197 198
	PROC                                   ;int27
	EXPORT  LPTIM0_SPI2_Handler            [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
199 200

ADC_ACMP_Handler \
201 202 203 204
	PROC                                   ;int28
	EXPORT  ADC_ACMP_Handler               [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
205 206

AD16C4T0_BRK_UP_TRIG_COM_Handler \
207 208 209 210
	PROC                                     ;int29
	EXPORT  AD16C4T0_BRK_UP_TRIG_COM_Handler [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
211 212

AD16C4T0_CC_Handler \
213 214 215 216
	PROC                                   ;int30
	EXPORT  AD16C4T0_CC_Handler            [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
217 218

BS16T0_Handler \
219 220 221 222
	PROC                                   ;int31
	EXPORT  BS16T0_Handler [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
223 224

GP16C2T0_Handler PROC                           ;int33
225 226 227
	EXPORT  GP16C2T0_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
228 229

GP16C2T1_Handler  PROC                          ;int34
230 231 232
	EXPORT  GP16C2T1_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
233 234

BS16T1_UART2_Handler \
235 236 237 238
	PROC                                   ;int35
	EXPORT  BS16T1_UART2_Handler           [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
239 240

BS16T2_UART3_Handler \
241 242 243 244
	PROC                                   ;int36
	EXPORT  BS16T2_UART3_Handler           [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
245 246

GP16C4T0_LCD_Handler \
247 248 249 250
	PROC                                   ;int37
	EXPORT  GP16C4T0_LCD_Handler           [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
251 252

BS16T3_DAC0_Handler \
253 254 255 256
	PROC                                   ;int38
	EXPORT  BS16T3_DAC0_Handler            [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
257 258

I2C0_Handler \
259 260 261 262
	PROC                                   ;int39
	EXPORT  I2C0_Handler                   [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
263 264

I2C1_Handler \
265 266 267 268
	PROC                                   ;int40
	EXPORT  I2C1_Handler                   [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
269 270

SPI0_Handler \
271 272 273 274
	PROC                                   ;int41
	EXPORT  SPI0_Handler                   [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
275 276

SPI1_Handler \
277 278 279 280
	PROC                                   ;int42
	EXPORT  SPI1_Handler                   [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
281 282

UART0_Handler \
283 284 285 286
	PROC                                   ;int43
	EXPORT  UART0_Handler                  [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
287 288

UART1_Handler \
289 290 291 292
	PROC                                   ;int44
	EXPORT  UART1_Handler                  [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
293 294

USART0_Handler \
295 296 297 298
	PROC                                   ;int45
	EXPORT  USART0_Handler                 [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
299 300

USART1_Handler \
301 302 303 304
	PROC                                   ;int46
	EXPORT  USART1_Handler                 [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
305 306

LPUART0_Handler \
307 308 309 310
	PROC                                   ;int47
	EXPORT  LPUART0_Handler                [WEAK]
	B       .
	ENDP
W
wangyq2018 已提交
311 312

; User Initial Stack & Heap-----------------------------------------------------
313 314
	ALIGN
	IF      :DEF:__MICROLIB
W
wangyq2018 已提交
315

316 317 318
	EXPORT  __initial_sp
	EXPORT  __heap_base
	EXPORT  __heap_limit
W
wangyq2018 已提交
319

320
	ELSE
W
wangyq2018 已提交
321

322 323
	IMPORT  __use_two_region_memory
	EXPORT  __user_initial_stackheap
W
wangyq2018 已提交
324
__user_initial_stackheap
325 326 327 328 329
	LDR     R0, =  Heap_Mem
	LDR     R1, = (Stack_Mem + Stack_Size)
	LDR     R2, = (Heap_Mem +  Heap_Size)
	LDR     R3, = Stack_Mem
	BX      LR
W
wangyq2018 已提交
330

331
	ALIGN
W
wangyq2018 已提交
332

333
	ENDIF
W
wangyq2018 已提交
334

335
	END