Merge pull request #15061 from taosdata/szhou/fix/td-17410

fix: set output to false for projections of project logic node

Merge pull request #15061 from taosdata/szhou/fix/td-17410
fix: set output to false for projections of project logic node
e13d1018 · shenglian-zhou · GitHub · f16ee3d0 · 23d0c9d6 · e13d1018
隐藏空白更改
内联并排

Showing with 1 addition and 1 deletion

source/libs/planner/src/planPhysiCreater.c source/libs/planner/src/planPhysiCreater.c +1 -1

未找到文件。
--- a/source/libs/planner/src/planPhysiCreater.c
+++ b/source/libs/planner/src/planPhysiCreater.c
@@ -255,7 +255,7 @@ static int32_t addDataBlockSlot(SPhysiPlanContext* pCxt, SNode** pNode, SDataBlo

 static int32_t addDataBlockSlotsForProject(SPhysiPlanContext* pCxt, const char* pStmtName, SNodeList* pList,
                                           SDataBlockDescNode* pDataBlockDesc) {
-  return addDataBlockSlotsImpl(pCxt, pList, pDataBlockDesc, pStmtName, true, false);
+  return addDataBlockSlotsImpl(pCxt, pList, pDataBlockDesc, pStmtName, false, false);
 }

 static int32_t pushdownDataBlockSlots(SPhysiPlanContext* pCxt, SNodeList* pList, SDataBlockDescNode* pDataBlockDesc) {