提交 d874ab11 编写于 作者: M michael

mips:gs232:LS1C300 have 5 group INTC cells but LS1B have 4 group INTC cells

上级 0af36668
...@@ -19,7 +19,7 @@ source "$RTT_DIR/Kconfig" ...@@ -19,7 +19,7 @@ source "$RTT_DIR/Kconfig"
source "$RTT_DIR/libcpu/mips/common/Kconfig" source "$RTT_DIR/libcpu/mips/common/Kconfig"
source "$PKGS_DIR/Kconfig" source "$PKGS_DIR/Kconfig"
config SOC_1C300 config SOC_LS1C300
bool bool
select RT_USING_COMPONENTS_INIT select RT_USING_COMPONENTS_INIT
select RT_USING_USER_MAIN select RT_USING_USER_MAIN
......
...@@ -161,7 +161,7 @@ ...@@ -161,7 +161,7 @@
/* samples: kernel and components samples */ /* samples: kernel and components samples */
#define SOC_1C300 #define SOC_LS1C300
#define RT_LS1C_BAICAIBOARD #define RT_LS1C_BAICAIBOARD
#define RT_USING_SELF_BOOT #define RT_USING_SELF_BOOT
#define RT_SELF_BOOT_DEBUG #define RT_SELF_BOOT_DEBUG
......
...@@ -17,7 +17,14 @@ ...@@ -17,7 +17,14 @@
#define INTC_BASE 0xBFD01040 #define INTC_BASE 0xBFD01040
#ifdef SOC_LS1B
#define GS232_INTC_CELLS 4
#endif
#ifdef SOC_LS1C300
#define GS232_INTC_CELLS 5 #define GS232_INTC_CELLS 5
#endif
#define GS232_NR_IRQS (32 * GS232_INTC_CELLS) #define GS232_NR_IRQS (32 * GS232_INTC_CELLS)
#define GMAC0_BASE 0xBFE10000 #define GMAC0_BASE 0xBFE10000
...@@ -64,4 +71,4 @@ extern void rt_hw_timer_init(void); ...@@ -64,4 +71,4 @@ extern void rt_hw_timer_init(void);
#endif #endif
#endif #endif
\ No newline at end of file
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册