exynos4.dtsi 9.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
/*
 * Samsung's Exynos4 SoC series common device tree source
 *
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 * Copyright (c) 2010-2011 Linaro Ltd.
 *		www.linaro.org
 *
 * Samsung's Exynos4 SoC series device nodes are listed in this file.  Particular
 * SoCs from Exynos4 series can include this file and provide values for SoCs
 * specfic bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
 * nodes can be added to this file.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/include/ "skeleton.dtsi"

/ {
	interrupt-parent = <&gic>;

	aliases {
		spi0 = &spi_0;
		spi1 = &spi_1;
		spi2 = &spi_2;
31 32 33 34 35 36 37 38
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
		i2c4 = &i2c_4;
		i2c5 = &i2c_5;
		i2c6 = &i2c_6;
		i2c7 = &i2c_7;
39 40
	};

41 42 43 44 45
	chipid@10000000 {
		compatible = "samsung,exynos4210-chipid";
		reg = <0x10000000 0x100>;
	};

46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73
	pd_mfc: mfc-power-domain@10023C40 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C40 0x20>;
	};

	pd_g3d: g3d-power-domain@10023C60 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C60 0x20>;
	};

	pd_lcd0: lcd0-power-domain@10023C80 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C80 0x20>;
	};

	pd_tv: tv-power-domain@10023C20 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C20 0x20>;
	};

	pd_cam: cam-power-domain@10023C00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C00 0x20>;
	};

	pd_gps: gps-power-domain@10023CE0 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023CE0 0x20>;
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89
	};

	gic:interrupt-controller@10490000 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x10490000 0x1000>, <0x10480000 0x100>;
	};

	combiner:interrupt-controller@10440000 {
		compatible = "samsung,exynos4210-combiner";
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0x10440000 0x1000>;
	};

90 91 92 93 94
	sys_reg: sysreg {
		compatible = "samsung,exynos4-sysreg", "syscon";
		reg = <0x10010000 0x400>;
	};

95 96 97 98
	watchdog@10060000 {
		compatible = "samsung,s3c2410-wdt";
		reg = <0x10060000 0x100>;
		interrupts = <0 43 0>;
99 100
		clocks = <&clock 345>;
		clock-names = "watchdog";
101
		status = "disabled";
102 103 104 105 106 107
	};

	rtc@10070000 {
		compatible = "samsung,s3c6410-rtc";
		reg = <0x10070000 0x100>;
		interrupts = <0 44 0>, <0 45 0>;
108 109
		clocks = <&clock 346>;
		clock-names = "rtc";
110
		status = "disabled";
111 112 113 114 115 116
	};

	keypad@100A0000 {
		compatible = "samsung,s5pv210-keypad";
		reg = <0x100A0000 0x100>;
		interrupts = <0 109 0>;
117 118
		clocks = <&clock 347>;
		clock-names = "keypad";
119
		status = "disabled";
120 121 122 123 124 125
	};

	sdhci@12510000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12510000 0x100>;
		interrupts = <0 73 0>;
126 127
		clocks = <&clock 297>, <&clock 145>;
		clock-names = "hsmmc", "mmc_busclk.2";
128
		status = "disabled";
129 130 131 132 133 134
	};

	sdhci@12520000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12520000 0x100>;
		interrupts = <0 74 0>;
135 136
		clocks = <&clock 298>, <&clock 146>;
		clock-names = "hsmmc", "mmc_busclk.2";
137
		status = "disabled";
138 139 140 141 142 143
	};

	sdhci@12530000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12530000 0x100>;
		interrupts = <0 75 0>;
144 145
		clocks = <&clock 299>, <&clock 147>;
		clock-names = "hsmmc", "mmc_busclk.2";
146
		status = "disabled";
147 148 149 150 151 152
	};

	sdhci@12540000 {
		compatible = "samsung,exynos4210-sdhci";
		reg = <0x12540000 0x100>;
		interrupts = <0 76 0>;
153 154
		clocks = <&clock 300>, <&clock 148>;
		clock-names = "hsmmc", "mmc_busclk.2";
155
		status = "disabled";
156 157
	};

158 159 160 161 162
	mfc: codec@13400000 {
		compatible = "samsung,mfc-v5";
		reg = <0x13400000 0x10000>;
		interrupts = <0 94 0>;
		samsung,power-domain = <&pd_mfc>;
163 164
		clocks = <&clock 170>, <&clock 273>;
		clock-names = "sclk_mfc", "mfc";
165 166 167
		status = "disabled";
	};

168 169 170 171
	serial@13800000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13800000 0x100>;
		interrupts = <0 52 0>;
172 173
		clocks = <&clock 312>, <&clock 151>;
		clock-names = "uart", "clk_uart_baud0";
174
		status = "disabled";
175 176 177 178 179 180
	};

	serial@13810000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13810000 0x100>;
		interrupts = <0 53 0>;
181 182
		clocks = <&clock 313>, <&clock 152>;
		clock-names = "uart", "clk_uart_baud0";
183
		status = "disabled";
184 185 186 187 188 189
	};

	serial@13820000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
		interrupts = <0 54 0>;
190 191
		clocks = <&clock 314>, <&clock 153>;
		clock-names = "uart", "clk_uart_baud0";
192
		status = "disabled";
193 194 195 196 197 198
	};

	serial@13830000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13830000 0x100>;
		interrupts = <0 55 0>;
199 200
		clocks = <&clock 315>, <&clock 154>;
		clock-names = "uart", "clk_uart_baud0";
201
		status = "disabled";
202 203
	};

204
	i2c_0: i2c@13860000 {
205 206
		#address-cells = <1>;
		#size-cells = <0>;
207 208 209
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13860000 0x100>;
		interrupts = <0 58 0>;
210 211
		clocks = <&clock 317>;
		clock-names = "i2c";
212 213
		pinctrl-names = "default";
		pinctrl-0 = <&i2c0_bus>;
214
		status = "disabled";
215 216
	};

217
	i2c_1: i2c@13870000 {
218 219
		#address-cells = <1>;
		#size-cells = <0>;
220 221 222
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13870000 0x100>;
		interrupts = <0 59 0>;
223 224
		clocks = <&clock 318>;
		clock-names = "i2c";
225 226
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1_bus>;
227
		status = "disabled";
228 229
	};

230
	i2c_2: i2c@13880000 {
231 232
		#address-cells = <1>;
		#size-cells = <0>;
233 234 235
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13880000 0x100>;
		interrupts = <0 60 0>;
236 237
		clocks = <&clock 319>;
		clock-names = "i2c";
238
		status = "disabled";
239 240
	};

241
	i2c_3: i2c@13890000 {
242 243
		#address-cells = <1>;
		#size-cells = <0>;
244 245 246
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13890000 0x100>;
		interrupts = <0 61 0>;
247 248
		clocks = <&clock 320>;
		clock-names = "i2c";
249
		status = "disabled";
250 251
	};

252
	i2c_4: i2c@138A0000 {
253 254
		#address-cells = <1>;
		#size-cells = <0>;
255 256 257
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138A0000 0x100>;
		interrupts = <0 62 0>;
258 259
		clocks = <&clock 321>;
		clock-names = "i2c";
260
		status = "disabled";
261 262
	};

263
	i2c_5: i2c@138B0000 {
264 265
		#address-cells = <1>;
		#size-cells = <0>;
266 267 268
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138B0000 0x100>;
		interrupts = <0 63 0>;
269 270
		clocks = <&clock 322>;
		clock-names = "i2c";
271
		status = "disabled";
272 273
	};

274
	i2c_6: i2c@138C0000 {
275 276
		#address-cells = <1>;
		#size-cells = <0>;
277 278 279
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138C0000 0x100>;
		interrupts = <0 64 0>;
280 281
		clocks = <&clock 323>;
		clock-names = "i2c";
282
		status = "disabled";
283 284
	};

285
	i2c_7: i2c@138D0000 {
286 287
		#address-cells = <1>;
		#size-cells = <0>;
288 289 290
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138D0000 0x100>;
		interrupts = <0 65 0>;
291 292
		clocks = <&clock 324>;
		clock-names = "i2c";
293
		status = "disabled";
294 295 296 297 298 299 300 301 302 303
	};

	spi_0: spi@13920000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13920000 0x100>;
		interrupts = <0 66 0>;
		tx-dma-channel = <&pdma0 7>; /* preliminary */
		rx-dma-channel = <&pdma0 6>; /* preliminary */
		#address-cells = <1>;
		#size-cells = <0>;
304 305
		clocks = <&clock 327>, <&clock 159>;
		clock-names = "spi", "spi_busclk0";
306 307
		pinctrl-names = "default";
		pinctrl-0 = <&spi0_bus>;
308
		status = "disabled";
309 310 311 312 313 314 315 316 317 318
	};

	spi_1: spi@13930000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13930000 0x100>;
		interrupts = <0 67 0>;
		tx-dma-channel = <&pdma1 7>; /* preliminary */
		rx-dma-channel = <&pdma1 6>; /* preliminary */
		#address-cells = <1>;
		#size-cells = <0>;
319 320
		clocks = <&clock 328>, <&clock 160>;
		clock-names = "spi", "spi_busclk0";
321 322
		pinctrl-names = "default";
		pinctrl-0 = <&spi1_bus>;
323
		status = "disabled";
324 325 326 327 328 329 330 331 332 333
	};

	spi_2: spi@13940000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13940000 0x100>;
		interrupts = <0 68 0>;
		tx-dma-channel = <&pdma0 9>; /* preliminary */
		rx-dma-channel = <&pdma0 8>; /* preliminary */
		#address-cells = <1>;
		#size-cells = <0>;
334 335
		clocks = <&clock 329>, <&clock 161>;
		clock-names = "spi", "spi_busclk0";
336 337
		pinctrl-names = "default";
		pinctrl-0 = <&spi2_bus>;
338
		status = "disabled";
339 340
	};

341 342 343 344 345 346 347 348
	pwm@139D0000 {
		compatible = "samsung,exynos4210-pwm";
		reg = <0x139D0000 0x1000>;
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>, <0 41 0>;
		#pwm-cells = <2>;
		status = "disabled";
	};

349 350 351 352 353 354 355 356 357 358 359
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

		pdma0: pdma@12680000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12680000 0x1000>;
			interrupts = <0 35 0>;
360 361
			clocks = <&clock 292>;
			clock-names = "apb_pclk";
362 363 364
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
365 366 367 368 369 370
		};

		pdma1: pdma@12690000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12690000 0x1000>;
			interrupts = <0 36 0>;
371 372
			clocks = <&clock 293>;
			clock-names = "apb_pclk";
373 374 375
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
376
		};
377 378 379 380 381

		mdma1: mdma@12850000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12850000 0x1000>;
			interrupts = <0 34 0>;
382 383
			clocks = <&clock 279>;
			clock-names = "apb_pclk";
384 385 386
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <1>;
387
		};
388
	};
389 390 391 392 393 394 395 396 397 398 399 400

	fimd: fimd@11c00000 {
		compatible = "samsung,exynos4210-fimd";
		interrupt-parent = <&combiner>;
		reg = <0x11c00000 0x20000>;
		interrupt-names = "fifo", "vsync", "lcd_sys";
		interrupts = <11 0>, <11 1>, <11 2>;
		clocks = <&clock 140>, <&clock 283>;
		clock-names = "sclk_fimd", "fimd";
		samsung,power-domain = <&pd_lcd0>;
		status = "disabled";
	};
401
};