Skip to content

R
rt-thread

yunke120 / rt-thread
与 Fork 源项目一致

Fork自 RT-Thread / rt-thread

通知 1
Star 1
Fork 0
R
rt-thread

体验新版 GitCode，发现更多精彩内容 >>

提交 3fef3b84 编写于 作者: W Wayne Lin
浏览文件
操作

Remove legacy.

上级 241a29a1
展开全部 隐藏空白更改
内联 并排
Showing with 0 addition and 282092 deletion
bsp/nuvoton_m05x/.config 已删除 100644 → 0
浏览文件 @ 241a29a1
#
# Automatically generated file; DO NOT EDIT.
# RT-Thread Configuration
#
#
# RT-Thread Kernel
#
CONFIG_RT_NAME_MAX=8
CONFIG_RT_ALIGN_SIZE=4
# CONFIG_RT_THREAD_PRIORITY_8 is not set
CONFIG_RT_THREAD_PRIORITY_32=y
# CONFIG_RT_THREAD_PRIORITY_256 is not set
CONFIG_RT_THREAD_PRIORITY_MAX=32
CONFIG_RT_TICK_PER_SECOND=100
CONFIG_RT_USING_OVERFLOW_CHECK=y
CONFIG_RT_USING_HOOK=y
CONFIG_RT_IDLE_HOOK_LIST_SIZE=4
CONFIG_IDLE_THREAD_STACK_SIZE=256
# CONFIG_RT_USING_TIMER_SOFT is not set
CONFIG_RT_DEBUG=y
CONFIG_RT_DEBUG_COLOR=y
# CONFIG_RT_DEBUG_INIT_CONFIG is not set
# CONFIG_RT_DEBUG_THREAD_CONFIG is not set
# CONFIG_RT_DEBUG_SCHEDULER_CONFIG is not set
# CONFIG_RT_DEBUG_IPC_CONFIG is not set
# CONFIG_RT_DEBUG_TIMER_CONFIG is not set
# CONFIG_RT_DEBUG_IRQ_CONFIG is not set
# CONFIG_RT_DEBUG_MEM_CONFIG is not set
# CONFIG_RT_DEBUG_SLAB_CONFIG is not set
# CONFIG_RT_DEBUG_MEMHEAP_CONFIG is not set
# CONFIG_RT_DEBUG_MODULE_CONFIG is not set
#
# Inter-Thread communication
#
CONFIG_RT_USING_SEMAPHORE=y
CONFIG_RT_USING_MUTEX=y
CONFIG_RT_USING_EVENT=y
CONFIG_RT_USING_MAILBOX=y
CONFIG_RT_USING_MESSAGEQUEUE=y
# CONFIG_RT_USING_SIGNALS is not set
#
# Memory Management
#
# CONFIG_RT_USING_MEMPOOL is not set
# CONFIG_RT_USING_MEMHEAP is not set
# CONFIG_RT_USING_NOHEAP is not set
CONFIG_RT_USING_SMALL_MEM=y
# CONFIG_RT_USING_SLAB is not set
# CONFIG_RT_USING_MEMTRACE is not set
CONFIG_RT_USING_HEAP=y
#
# Kernel Device Object
#
CONFIG_RT_USING_DEVICE=y
# CONFIG_RT_USING_DEVICE_OPS is not set
# CONFIG_RT_USING_INTERRUPT_INFO is not set
CONFIG_RT_USING_CONSOLE=y
CONFIG_RT_CONSOLEBUF_SIZE=128
CONFIG_RT_CONSOLE_DEVICE_NAME="uart0"
#
# RT-Thread Components
#
CONFIG_RT_USING_COMPONENTS_INIT=y
CONFIG_RT_USING_USER_MAIN=y
CONFIG_RT_MAIN_THREAD_STACK_SIZE=512
CONFIG_RT_MAIN_THREAD_PRIORITY=10
#
# C++ features
#
# CONFIG_RT_USING_CPLUSPLUS is not set
#
# Command shell
#
CONFIG_RT_USING_FINSH=y
CONFIG_FINSH_THREAD_NAME="tshell"
CONFIG_FINSH_USING_HISTORY=y
CONFIG_FINSH_HISTORY_LINES=5
CONFIG_FINSH_USING_SYMTAB=y
CONFIG_FINSH_USING_DESCRIPTION=y
# CONFIG_FINSH_ECHO_DISABLE_DEFAULT is not set
CONFIG_FINSH_THREAD_PRIORITY=20
CONFIG_FINSH_THREAD_STACK_SIZE=512
CONFIG_FINSH_CMD_SIZE=80
# CONFIG_FINSH_USING_AUTH is not set
CONFIG_FINSH_USING_MSH=y
CONFIG_FINSH_USING_MSH_DEFAULT=y
CONFIG_FINSH_USING_MSH_ONLY=y
CONFIG_FINSH_ARG_MAX=10
#
# Device virtual file system
#
# CONFIG_RT_USING_DFS is not set
#
# Device Drivers
#
CONFIG_RT_USING_DEVICE_IPC=y
CONFIG_RT_PIPE_BUFSZ=512
CONFIG_RT_USING_SERIAL=y
CONFIG_RT_SERIAL_USING_DMA=y
# CONFIG_RT_USING_CAN is not set
# CONFIG_RT_USING_HWTIMER is not set
# CONFIG_RT_USING_CPUTIME is not set
# CONFIG_RT_USING_I2C is not set
# CONFIG_RT_USING_PIN is not set
# CONFIG_RT_USING_PWM is not set
# CONFIG_RT_USING_MTD_NOR is not set
# CONFIG_RT_USING_MTD_NAND is not set
# CONFIG_RT_USING_RTC is not set
# CONFIG_RT_USING_SDIO is not set
# CONFIG_RT_USING_SPI is not set
# CONFIG_RT_USING_WDT is not set
# CONFIG_RT_USING_WIFI is not set
# CONFIG_RT_USING_AUDIO is not set
#
# Using USB
#
# CONFIG_RT_USING_USB_HOST is not set
# CONFIG_RT_USING_USB_DEVICE is not set
#
# POSIX layer and C standard library
#
# CONFIG_RT_USING_LIBC is not set
# CONFIG_RT_USING_PTHREADS is not set
#
# Network
#
#
# Socket abstraction layer
#
# CONFIG_RT_USING_SAL is not set
#
# light weight TCP/IP stack
#
# CONFIG_RT_USING_LWIP is not set
#
# Modbus master and slave stack
#
# CONFIG_RT_USING_MODBUS is not set
#
# AT commands
#
# CONFIG_RT_USING_AT is not set
#
# VBUS(Virtual Software BUS)
#
# CONFIG_RT_USING_VBUS is not set
#
# Utilities
#
# CONFIG_RT_USING_LOGTRACE is not set
# CONFIG_RT_USING_RYM is not set
#
# RT-Thread online packages
#
#
# IoT - internet of things
#
# CONFIG_PKG_USING_PAHOMQTT is not set
# CONFIG_PKG_USING_WEBCLIENT is not set
# CONFIG_PKG_USING_MONGOOSE is not set
# CONFIG_PKG_USING_WEBTERMINAL is not set
# CONFIG_PKG_USING_CJSON is not set
# CONFIG_PKG_USING_JSMN is not set
# CONFIG_PKG_USING_LJSON is not set
# CONFIG_PKG_USING_EZXML is not set
# CONFIG_PKG_USING_NANOPB is not set
#
# Wi-Fi
#
#
# Marvell WiFi
#
# CONFIG_PKG_USING_WLANMARVELL is not set
#
# Wiced WiFi
#
# CONFIG_PKG_USING_WLAN_WICED is not set
# CONFIG_PKG_USING_COAP is not set
# CONFIG_PKG_USING_NOPOLL is not set
# CONFIG_PKG_USING_NETUTILS is not set
# CONFIG_PKG_USING_AT_DEVICE is not set
#
# IoT Cloud
#
# CONFIG_PKG_USING_ONENET is not set
# CONFIG_PKG_USING_GAGENT_CLOUD is not set
# CONFIG_PKG_USING_ALI_IOTKIT is not set
#
# security packages
#
# CONFIG_PKG_USING_MBEDTLS is not set
# CONFIG_PKG_USING_libsodium is not set
# CONFIG_PKG_USING_TINYCRYPT is not set
#
# language packages
#
# CONFIG_PKG_USING_LUA is not set
# CONFIG_PKG_USING_JERRYSCRIPT is not set
# CONFIG_PKG_USING_MICROPYTHON is not set
#
# multimedia packages
#
# CONFIG_PKG_USING_OPENMV is not set
# CONFIG_PKG_USING_MUPDF is not set
#
# tools packages
#
# CONFIG_PKG_USING_CMBACKTRACE is not set
# CONFIG_PKG_USING_EASYFLASH is not set
# CONFIG_PKG_USING_EASYLOGGER is not set
# CONFIG_PKG_USING_SYSTEMVIEW is not set
#
# system packages
#
# CONFIG_PKG_USING_GUIENGINE is not set
# CONFIG_PKG_USING_CAIRO is not set
# CONFIG_PKG_USING_PIXMAN is not set
# CONFIG_PKG_USING_LWEXT4 is not set
# CONFIG_PKG_USING_PARTITION is not set
# CONFIG_PKG_USING_FAL is not set
# CONFIG_PKG_USING_SQLITE is not set
# CONFIG_PKG_USING_RTI is not set
# CONFIG_PKG_USING_LITTLEVGL2RTT is not set
#
# peripheral libraries and drivers
#
# CONFIG_PKG_USING_STM32F4_HAL is not set
# CONFIG_PKG_USING_STM32F4_DRIVERS is not set
# CONFIG_PKG_USING_REALTEK_AMEBA is not set
#
# miscellaneous packages
#
# CONFIG_PKG_USING_LIBCSV is not set
# CONFIG_PKG_USING_OPTPARSE is not set
# CONFIG_PKG_USING_FASTLZ is not set
# CONFIG_PKG_USING_MINILZO is not set
# CONFIG_PKG_USING_QUICKLZ is not set
# CONFIG_PKG_USING_MULTIBUTTON is not set
# CONFIG_PKG_USING_CANFESTIVAL is not set
# CONFIG_PKG_USING_ZLIB is not set
# CONFIG_PKG_USING_DSTR is not set
#
# sample package
#
# CONFIG_PKG_USING_SAMPLES is not set
#
# example package: hello
#
# CONFIG_PKG_USING_HELLO is not set
#
# Privated Packages of RealThread
#
# CONFIG_PKG_USING_CODEC is not set
# CONFIG_PKG_USING_PLAYER is not set
# CONFIG_PKG_USING_PERSIMMON_SRC is not set
#
# Network Utilities
#
# CONFIG_PKG_USING_WICED is not set
# CONFIG_PKG_USING_CLOUDSDK is not set
# CONFIG_PKG_USING_COREMARK is not set
# CONFIG_PKG_USING_POWER_MANAGER is not set
# CONFIG_PKG_USING_RT_OTA is not set
# CONFIG_PKG_USING_RDB is not set
# CONFIG_PKG_USING_RTINSIGHT is not set
# CONFIG_PKG_USING_STM32_SDIO is not set
#
# Test Packages of RealThread
#
# CONFIG_PKG_USING_JERRYSCRIPT_WIN32 is not set
# CONFIG_PKG_USING_JS_PERSIMMON is not set
CONFIG_RT_USING_UART0=y
bsp/nuvoton_m05x/.gitignore 已删除 100644 → 0
浏览文件 @ 241a29a1
Nu_Link_Driver.ini
*.uvoptx
*.uvguix.*
scons-cmd.bat
obj
\ No newline at end of file
bsp/nuvoton_m05x/Kconfig 已删除 100644 → 0
浏览文件 @ 241a29a1
mainmenu "RT-Thread Configuration"
config BSP_DIR
string
option env="BSP_ROOT"
default "."
config RTT_DIR
string
option env="RTT_ROOT"
default "../.."
config PKGS_DIR
string
option env="PKGS_ROOT"
default "packages"
source "$RTT_DIR/Kconfig"
source "$PKGS_DIR/Kconfig"
config SOC_M051
bool
select RT_USING_COMPONENTS_INIT
select RT_USING_USER_MAIN
default y
config RT_USING_UART0
bool "Using Uart0"
select RT_USING_SERIAL
default y
bsp/nuvoton_m05x/Libraries/CMSIS/Include/arm_common_tables.h 已删除 100644 → 0
浏览文件 @ 241a29a1
/* ----------------------------------------------------------------------
* Copyright (C) 2010 ARM Limited. All rights reserved.
*
* $Date: 13/09/14 1:29p $Revision: V1.0.2
*
* Project: CMSIS DSP Library
* Title: arm_common_tables.h
*
* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
*
* Target Processor: Cortex-M4/Cortex-M3
*
* Version 1.0.2 2010/11/11
* Documentation updated.
*
* Version 1.0.1 2010/10/05
* Production release and review comments incorporated.
*
* Version 1.0.0 2010/09/20
* Production release and review comments incorporated.
* -------------------------------------------------------------------- */
#ifndef _ARM_COMMON_TABLES_H
#define _ARM_COMMON_TABLES_H
#include "arm_math.h"
extern const uint16_t armBitRevTable[1024];
extern const q15_t armRecipTableQ15[64];
extern const q31_t armRecipTableQ31[64];
extern const q31_t realCoefAQ31[1024];
extern const q31_t realCoefBQ31[1024];
extern const float32_t twiddleCoef[6144];
extern const q31_t twiddleCoefQ31[6144];
extern const q15_t twiddleCoefQ15[6144];
#endif /* ARM_COMMON_TABLES_H */
bsp/nuvoton_m05x/Libraries/CMSIS/Include/core_cmFunc.h 已删除 100644 → 0
浏览文件 @ 241a29a1
/**************************************************************************//**
* @file core_cmFunc.h
* @brief CMSIS Cortex-M Core Function Access Header File
* @version V3.01
* @date 06. March 2012
*
* @note
* Copyright (C) 2009-2012 ARM Limited. All rights reserved.
*
* @par
* ARM Limited (ARM) is supplying this software for use with Cortex-M
* processor based microcontrollers. This file can be freely distributed
* within development tools that are supporting such ARM based processors.
*
* @par
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*
******************************************************************************/
#ifndef __CORE_CMFUNC_H
#define __CORE_CMFUNC_H
/** @addtogroup CMSIS_Definitions CMSIS
@{
*/
/* ########################### Core Function Access ########################### */
/** \ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
@{
*/
#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
/* ARM armcc specific functions */
#if (__ARMCC_VERSION < 400677)
#error "Please use ARM Compiler Toolchain V4.0.677 or later!"
#endif
/* intrinsic void __enable_irq(); */
/* intrinsic void __disable_irq(); */
/** \brief Get Control Register
This function returns the content of the Control Register.
\return Control Register value
*/
__STATIC_INLINE uint32_t __get_CONTROL(void)
{
register uint32_t __regControl __ASM("control");
return(__regControl);
}
/** \brief Set Control Register
This function writes the given value to the Control Register.
\param [in] control Control Register value to set
*/
__STATIC_INLINE void __set_CONTROL(uint32_t control)
{
register uint32_t __regControl __ASM("control");
__regControl = control;
}
/** \brief Get IPSR Register
This function returns the content of the IPSR Register.
\return IPSR Register value
*/
__STATIC_INLINE uint32_t __get_IPSR(void)
{
register uint32_t __regIPSR __ASM("ipsr");
return(__regIPSR);
}
/** \brief Get APSR Register
This function returns the content of the APSR Register.
\return APSR Register value
*/
__STATIC_INLINE uint32_t __get_APSR(void)
{
register uint32_t __regAPSR __ASM("apsr");
return(__regAPSR);
}
/** \brief Get xPSR Register
This function returns the content of the xPSR Register.
\return xPSR Register value
*/
__STATIC_INLINE uint32_t __get_xPSR(void)
{
register uint32_t __regXPSR __ASM("xpsr");
return(__regXPSR);
}
/** \brief Get Process Stack Pointer
This function returns the current value of the Process Stack Pointer (PSP).
\return PSP Register value
*/
__STATIC_INLINE uint32_t __get_PSP(void)
{
register uint32_t __regProcessStackPointer __ASM("psp");
return(__regProcessStackPointer);
}
/** \brief Set Process Stack Pointer
This function assigns the given value to the Process Stack Pointer (PSP).
\param [in] topOfProcStack Process Stack Pointer value to set
*/
__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
register uint32_t __regProcessStackPointer __ASM("psp");
__regProcessStackPointer = topOfProcStack;
}
/** \brief Get Main Stack Pointer
This function returns the current value of the Main Stack Pointer (MSP).
\return MSP Register value
*/
__STATIC_INLINE uint32_t __get_MSP(void)
{
register uint32_t __regMainStackPointer __ASM("msp");
return(__regMainStackPointer);
}
/** \brief Set Main Stack Pointer
This function assigns the given value to the Main Stack Pointer (MSP).
\param [in] topOfMainStack Main Stack Pointer value to set
*/
__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
register uint32_t __regMainStackPointer __ASM("msp");
__regMainStackPointer = topOfMainStack;
}
/** \brief Get Priority Mask
This function returns the current state of the priority mask bit from the Priority Mask Register.
\return Priority Mask value
*/
__STATIC_INLINE uint32_t __get_PRIMASK(void)
{
register uint32_t __regPriMask __ASM("primask");
return(__regPriMask);
}
/** \brief Set Priority Mask
This function assigns the given value to the Priority Mask Register.
\param [in] priMask Priority Mask
*/
__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
register uint32_t __regPriMask __ASM("primask");
__regPriMask = (priMask);
}
#if (__CORTEX_M >= 0x03)
/** \brief Enable FIQ
This function enables FIQ interrupts by clearing the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
#define __enable_fault_irq __enable_fiq
/** \brief Disable FIQ
This function disables FIQ interrupts by setting the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
#define __disable_fault_irq __disable_fiq
/** \brief Get Base Priority
This function returns the current value of the Base Priority register.
\return Base Priority register value
*/
__STATIC_INLINE uint32_t __get_BASEPRI(void)
{
register uint32_t __regBasePri __ASM("basepri");
return(__regBasePri);
}
/** \brief Set Base Priority
This function assigns the given value to the Base Priority register.
\param [in] basePri Base Priority value to set
*/
__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
{
register uint32_t __regBasePri __ASM("basepri");
__regBasePri = (basePri & 0xff);
}
/** \brief Get Fault Mask
This function returns the current value of the Fault Mask register.
\return Fault Mask register value
*/
__STATIC_INLINE uint32_t __get_FAULTMASK(void)
{
register uint32_t __regFaultMask __ASM("faultmask");
return(__regFaultMask);
}
/** \brief Set Fault Mask
This function assigns the given value to the Fault Mask register.
\param [in] faultMask Fault Mask value to set
*/
__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
{
register uint32_t __regFaultMask __ASM("faultmask");
__regFaultMask = (faultMask & (uint32_t)1);
}
#endif /* (__CORTEX_M >= 0x03) */
#if (__CORTEX_M == 0x04)
/** \brief Get FPSCR
This function returns the current value of the Floating Point Status/Control register.
\return Floating Point Status/Control register value
*/
__STATIC_INLINE uint32_t __get_FPSCR(void)
{
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
register uint32_t __regfpscr __ASM("fpscr");
return(__regfpscr);
#else
return(0);
#endif
}
/** \brief Set FPSCR
This function assigns the given value to the Floating Point Status/Control register.
\param [in] fpscr Floating Point Status/Control value to set
*/
__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
{
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
register uint32_t __regfpscr __ASM("fpscr");
__regfpscr = (fpscr);
#endif
}
#endif /* (__CORTEX_M == 0x04) */
#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
/* IAR iccarm specific functions */
#include <cmsis_iar.h>
#elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
/* TI CCS specific functions */
#include <cmsis_ccs.h>
#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */
/** \brief Enable IRQ Interrupts
This function enables IRQ interrupts by clearing the I-bit in the CPSR.
Can only be executed in Privileged modes.
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
__ASM volatile ("cpsie i");
}
/** \brief Disable IRQ Interrupts
This function disables IRQ interrupts by setting the I-bit in the CPSR.
Can only be executed in Privileged modes.
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
__ASM volatile ("cpsid i");
}
/** \brief Get Control Register
This function returns the content of the Control Register.
\return Control Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
uint32_t result;
__ASM volatile ("MRS %0, control" : "=r" (result) );
return(result);
}
/** \brief Set Control Register
This function writes the given value to the Control Register.
\param [in] control Control Register value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
{
__ASM volatile ("MSR control, %0" : : "r" (control) );
}
/** \brief Get IPSR Register
This function returns the content of the IPSR Register.
\return IPSR Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
uint32_t result;
__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
return(result);
}
/** \brief Get APSR Register
This function returns the content of the APSR Register.
\return APSR Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
{
uint32_t result;
__ASM volatile ("MRS %0, apsr" : "=r" (result) );
return(result);
}
/** \brief Get xPSR Register
This function returns the content of the xPSR Register.
\return xPSR Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
{
uint32_t result;
__ASM volatile ("MRS %0, xpsr" : "=r" (result) );
return(result);
}
/** \brief Get Process Stack Pointer
This function returns the current value of the Process Stack Pointer (PSP).
\return PSP Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
register uint32_t result;
__ASM volatile ("MRS %0, psp\n" : "=r" (result) );
return(result);
}
/** \brief Set Process Stack Pointer
This function assigns the given value to the Process Stack Pointer (PSP).
\param [in] topOfProcStack Process Stack Pointer value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
__ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
}
/** \brief Get Main Stack Pointer
This function returns the current value of the Main Stack Pointer (MSP).
\return MSP Register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
{
register uint32_t result;
__ASM volatile ("MRS %0, msp\n" : "=r" (result) );
return(result);
}
/** \brief Set Main Stack Pointer
This function assigns the given value to the Main Stack Pointer (MSP).
\param [in] topOfMainStack Main Stack Pointer value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
__ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
}
/** \brief Get Priority Mask
This function returns the current state of the priority mask bit from the Priority Mask Register.
\return Priority Mask value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
uint32_t result;
__ASM volatile ("MRS %0, primask" : "=r" (result) );
return(result);
}
/** \brief Set Priority Mask
This function assigns the given value to the Priority Mask Register.
\param [in] priMask Priority Mask
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
__ASM volatile ("MSR primask, %0" : : "r" (priMask) );
}
#if (__CORTEX_M >= 0x03)
/** \brief Enable FIQ
This function enables FIQ interrupts by clearing the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
{
__ASM volatile ("cpsie f");
}
/** \brief Disable FIQ
This function disables FIQ interrupts by setting the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
{
__ASM volatile ("cpsid f");
}
/** \brief Get Base Priority
This function returns the current value of the Base Priority register.
\return Base Priority register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
{
uint32_t result;
__ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
return(result);
}
/** \brief Set Base Priority
This function assigns the given value to the Base Priority register.
\param [in] basePri Base Priority value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
__ASM volatile ("MSR basepri, %0" : : "r" (value) );
}
/** \brief Get Fault Mask
This function returns the current value of the Fault Mask register.
\return Fault Mask register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
{
uint32_t result;
__ASM volatile ("MRS %0, faultmask" : "=r" (result) );
return(result);
}
/** \brief Set Fault Mask
This function assigns the given value to the Fault Mask register.
\param [in] faultMask Fault Mask value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
{
__ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
}
#endif /* (__CORTEX_M >= 0x03) */
#if (__CORTEX_M == 0x04)
/** \brief Get FPSCR
This function returns the current value of the Floating Point Status/Control register.
\return Floating Point Status/Control register value
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
{
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
uint32_t result;
__ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
return(result);
#else
return(0);
#endif
}
/** \brief Set FPSCR
This function assigns the given value to the Floating Point Status/Control register.
\param [in] fpscr Floating Point Status/Control value to set
*/
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
{
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
__ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) );
#endif
}
#endif /* (__CORTEX_M == 0x04) */
#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/
/* TASKING carm specific functions */
/*
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all instrinsics,
* Including the CMSIS ones.
*/
#endif
/*@} end of CMSIS_Core_RegAccFunctions */
/*@}*/ /* end of group CMSIS_Definitions */
#endif /* __CORE_CMFUNC_H */
bsp/nuvoton_m05x/Libraries/CMSIS/Nuvoton/M051Series/Include/system_M051Series.h 已删除 100644 → 0
浏览文件 @ 241a29a1
/**************************************************************************//**
* @file system_M051Series.h
* @version V3.00
* $Revision: 9 $
* $Date: 14/01/28 10:49a $
* @brief M051 Series System Setting Header File
*
* @note
* Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved.
*
******************************************************************************/
#ifndef __SYSTEM_M051Series_H__
#define __SYSTEM_M051Series_H__
#ifdef __cplusplus
extern "C" {
#endif
/*---------------------------------------------------------------------------------------------------------*/
/* Macro Definition */
/*---------------------------------------------------------------------------------------------------------*/
#ifndef DEBUG_PORT
# define DEBUG_PORT UART0 /*!< Select Debug Port which is used for retarget.c to output debug message to UART */
#endif
/**
*
* @details This is used to enable PLL to speed up booting at startup. Remove it will cause system using
* default clock source (External crystal or internal 22.1184MHz IRC).
* Enable this option will casue system booting in 50MHz(By XTAL) or 50.1918MHz(By IRC22M) according to
* user configuration setting in CONFIG0
*
*/
//#define INIT_SYSCLK_AT_BOOTING
/*----------------------------------------------------------------------------
Define SYSCLK
*----------------------------------------------------------------------------*/
#define __HXT (12000000UL) /*!< External Crystal Clock Frequency */
#define __LIRC (10000UL) /*!< Internal 10K RC Oscillator Frequency */
#define __HIRC (22118400UL) /*!< Internal 22M RC Oscillator Frequency */
#define __HSI (50000000UL) /*!< PLL default output is 48MHz@12M X'tal */
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
extern uint32_t CyclesPerUs; /*!< Cycles per micro second */
extern uint32_t PllClock; /*!< PLL Output Clock Frequency */
#if USE_ASSERT
/**
* @brief Assert Function
*
* @param[in] expr Expression to be evaluated
*
* @return None
*
* @details If the expression is false, an error message will be printed out
* from debug port (UART0 or UART1).
*/
#define ASSERT_PARAM(expr) { if (!(expr)) { AssertError((uint8_t*)__FILE__, __LINE__); } }
void AssertError(uint8_t* file, uint32_t line);
#else
#define ASSERT_PARAM(expr)
#endif
#define assert_param(expr) ASSERT_PARAM(expr)
/**
* @brief System Initializaiton
*
* @param None
*
* @return None
*
* @details The necessary initializaiton of system.
*/
extern void SystemInit(void);
/**
* @brief Update the Variable SystemCoreClock
*
* @param None
*
* @return None
*
* @details This function is used to update the variable SystemCoreClock
* and must be called whenever the core clock is changed.
*/
extern void SystemCoreClockUpdate(void);
#ifdef __cplusplus
}
#endif
#endif
/* Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved. */
bsp/nuvoton_m05x/Libraries/CMSIS/Nuvoton/M051Series/Source/IAR/startup_M051Series.s 已删除 100644 → 0
浏览文件 @ 241a29a1
;/**************************************************************************//**
; * @file startup_M051Series.s
; * @version V2.00
; * $Revision: 8 $
; * $Date: 14/02/12 10:11a $
; * @brief M051 Series Startup Source File for IAR Platform
; *
; * @note
; * Copyright (C) 2011 Nuvoton Technology Corp. All rights reserved.
; *
; ******************************************************************************/
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
MODULE ?cstartup
;; Forward declaration of sections.
SECTION CSTACK:DATA:NOROOT(3) ;; 8 bytes alignment
SECTION .intvec:CODE:NOROOT(2);; 4 bytes alignment
EXTERN SystemInit
EXTERN __iar_program_start
PUBLIC __vector_table
DATA
__vector_table
DCD sfe(CSTACK)
DCD __iar_program_start
DCD NMI_Handler
DCD HardFault_Handler
DCD 0
DCD 0
DCD 0
DCD 0
DCD 0
DCD 0
DCD 0
DCD SVC_Handler
DCD 0
DCD 0
DCD PendSV_Handler
DCD SysTick_Handler
; External Interrupts
DCD BOD_IRQHandler ; Brownout low voltage detected interrupt
DCD WDT_IRQHandler ; Watch Dog Timer interrupt
DCD EINT0_IRQHandler ; External signal interrupt from PB.14 pin
DCD EINT1_IRQHandler ; External signal interrupt from PB.15 pin
DCD GPIOP0P1_IRQHandler ; External signal interrupt from P0[15:0] / P1[13:0]
DCD GPIOP2P3P4_IRQHandler ; External interrupt from P2[15:0]/P3[15:0]/P4[15:0]
DCD PWMA_IRQHandler ; PWM0 or PWM2 interrupt
DCD PWMB_IRQHandler ; PWM1 or PWM3 interrupt
DCD TMR0_IRQHandler ; Timer 0 interrupt
DCD TMR1_IRQHandler ; Timer 1 interrupt
DCD TMR2_IRQHandler ; Timer 2 interrupt
DCD TMR3_IRQHandler ; Timer 3 interrupt
DCD UART0_IRQHandler ; UART0 interrupt
DCD UART1_IRQHandler ; UART1 interrupt
DCD SPI0_IRQHandler ; SPI0 interrupt
DCD SPI1_IRQHandler ; SPI1 interrupt
DCD Default_Handler ; SPI2 interrupt
DCD Default_Handler ; SPI3 interrupt
DCD I2C0_IRQHandler ; I2C0 interrupt
DCD I2C1_IRQHandler ; I2C1 interrupt
DCD Default_Handler ; Reserved
DCD Default_Handler ; Reserved
DCD Default_Handler ; Reserved
DCD Default_Handler ; Reserved
DCD Default_Handler ; Reserved
DCD ACMP01_IRQHandler ; ACMP0/1 interrupt
DCD ACMP23_IRQHandler ; ACMP2/3 interrupt
DCD Default_Handler ; Reserved
DCD PWRWU_IRQHandler ; Clock controller interrupt for chip wake up from power-
DCD ADC_IRQHandler ; ADC interrupt
DCD Default_Handler ; Reserved
DCD RTC_IRQHandler ; Real time clock interrupt
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;; Default interrupt handlers.
;;
THUMB
PUBWEAK Reset_Handler
SECTION .text:CODE:REORDER(2) ; 4 bytes alignment
Reset_Handler
LDR R0, =0x50000100
; Unlock Register
LDR R1, =0x59
STR R1, [R0]
LDR R1, =0x16
STR R1, [R0]
LDR R1, =0x88
STR R1, [R0]
; Init POR
LDR R2, =0x50000024
LDR R1, =0x00005AA5
STR R1, [R2]
; Disable NMI (Assign to reserved IRQ)
LDR R2, =0x50000380
LDR R1, =0x0000001F
STR R1, [R2]
; Lock register
MOVS R1, #0
STR R1, [R0]
LDR R0, =SystemInit
BLX R0
LDR R0, =__iar_program_start
BX R0
PUBWEAK NMI_Handler
PUBWEAK SVC_Handler
PUBWEAK PendSV_Handler
PUBWEAK SysTick_Handler
PUBWEAK BOD_IRQHandler
PUBWEAK WDT_IRQHandler
PUBWEAK EINT0_IRQHandler
PUBWEAK EINT1_IRQHandler
PUBWEAK GPIOP0P1_IRQHandler
PUBWEAK GPIOP2P3P4_IRQHandler
PUBWEAK PWMA_IRQHandler
PUBWEAK PWMB_IRQHandler
PUBWEAK TMR0_IRQHandler
PUBWEAK TMR1_IRQHandler
PUBWEAK TMR2_IRQHandler
PUBWEAK TMR3_IRQHandler
PUBWEAK UART0_IRQHandler
PUBWEAK UART1_IRQHandler
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI1_IRQHandler
PUBWEAK I2C0_IRQHandler
PUBWEAK I2C1_IRQHandler
PUBWEAK ACMP01_IRQHandler
PUBWEAK ACMP23_IRQHandler
PUBWEAK PWRWU_IRQHandler
PUBWEAK ADC_IRQHandler
PUBWEAK RTC_IRQHandler
SECTION .text:CODE:REORDER(2)
HardFault_Handler
NMI_Handler
SVC_Handler
PendSV_Handler
SysTick_Handler
BOD_IRQHandler
WDT_IRQHandler
EINT0_IRQHandler
EINT1_IRQHandler
GPIOP0P1_IRQHandler
GPIOP2P3P4_IRQHandler
PWMA_IRQHandler
PWMB_IRQHandler
TMR0_IRQHandler
TMR1_IRQHandler
TMR2_IRQHandler
TMR3_IRQHandler
UART0_IRQHandler
UART1_IRQHandler
SPI0_IRQHandler
SPI1_IRQHandler
I2C0_IRQHandler
I2C1_IRQHandler
ACMP01_IRQHandler
ACMP23_IRQHandler
PWRWU_IRQHandler
ADC_IRQHandler
RTC_IRQHandler
Default_Handler
B Default_Handler
END
bsp/nuvoton_m05x/Libraries/CMSIS/README.txt 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/Libraries/CMSIS/index.html 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/Libraries/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/SConstruct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/applications/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/applications/main.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/board.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/board.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/led.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/led.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/usart.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/drivers/usart.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/nuvoton_m05x.ld 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/nuvoton_m05x.sct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/project.uvprojx 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/readme.txt 已删除 100644 → 0
浏览文件 @ 241a29a1
board info:
Nu-Tiny-SDK
http://www.nuvoton.com
bsp/nuvoton_m05x/rtconfig.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/rtconfig.py 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m05x/template.uvprojx 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/.gitignore 已删除 100644 → 0
浏览文件 @ 241a29a1
Nu_Link_Driver.ini
rmf.py
*.ewd
*.ewt
*.uvoptx
*.uvguix.*
bsp/nuvoton_m451/Libraries/Device/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/Libraries/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/Libraries/StdDriver/inc/sc.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/Libraries/StdDriver/inc/tk.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/Libraries/StdDriver/src/sc.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/Libraries/StdDriver/src/tk.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/README.md 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/SConstruct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/applications/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/applications/application.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/applications/startup.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/board.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/board.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/led.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/led.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/usart.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/drivers/usart.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/nuvoton_m451.ld 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/nuvoton_m451.sct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/project.uvproj 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/project.uvprojx 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/rtconfig.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/rtconfig.py 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m451/template.uvproj 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/.config 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/Kconfig 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/README.md 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/SConstruct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/applications/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/applications/main.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/applications/mnt.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/Kconfig 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/board.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/board.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_emac.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_emac.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_qspi.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_spiflash.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_uart.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/driver/drv_uart.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/libraries/CMSIS/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/libraries/Device/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/libraries/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/libraries/StdDriver/inc/sc.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/libraries/StdDriver/src/sc.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/link.ld 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/nuc487_flash.sct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/rtconfig.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/rtconfig.py 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_m487/template.uvproj 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/Libraries/CMSIS/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/Libraries/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/README.md 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/SConstruct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/applications/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/applications/application.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/SConscript 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/board.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/board.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/nuc472_eth.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/nuc472_eth.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/usart.c 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/drivers/usart.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/ldscripts/sections.ld 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/nuc472_flash.icf 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/nuc472_flash.sct 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/project.ewp 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/project.eww 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/project.uvproj 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/project.uvprojx 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/rtconfig.h 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/rtconfig.py 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/template.ewp 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/template.uvproj 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
bsp/nuvoton_nuc472/template.uvprojx 已删除 100644 → 0
浏览文件 @ 241a29a1
此差异已折叠。
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或