Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
SummerGao.
rt-thread
提交
c3d63e49
R
rt-thread
项目概览
SummerGao.
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
c3d63e49
编写于
5月 30, 2020
作者:
wuyangyong
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
set Systick interrupt priority to the lowest
上级
1ef77bd9
变更
18
隐藏空白更改
内联
并排
Showing
18 changed file
with
36 addition
and
36 deletion
+36
-36
libcpu/arm/cortex-m0/context_gcc.S
libcpu/arm/cortex-m0/context_gcc.S
+2
-2
libcpu/arm/cortex-m0/context_iar.S
libcpu/arm/cortex-m0/context_iar.S
+2
-2
libcpu/arm/cortex-m0/context_rvds.S
libcpu/arm/cortex-m0/context_rvds.S
+2
-2
libcpu/arm/cortex-m23/context_gcc.S
libcpu/arm/cortex-m23/context_gcc.S
+2
-2
libcpu/arm/cortex-m23/context_iar.S
libcpu/arm/cortex-m23/context_iar.S
+2
-2
libcpu/arm/cortex-m23/context_rvds.S
libcpu/arm/cortex-m23/context_rvds.S
+2
-2
libcpu/arm/cortex-m3/context_gcc.S
libcpu/arm/cortex-m3/context_gcc.S
+2
-2
libcpu/arm/cortex-m3/context_iar.S
libcpu/arm/cortex-m3/context_iar.S
+2
-2
libcpu/arm/cortex-m3/context_rvds.S
libcpu/arm/cortex-m3/context_rvds.S
+2
-2
libcpu/arm/cortex-m33/context_gcc.S
libcpu/arm/cortex-m33/context_gcc.S
+2
-2
libcpu/arm/cortex-m33/context_iar.S
libcpu/arm/cortex-m33/context_iar.S
+2
-2
libcpu/arm/cortex-m33/context_rvds.S
libcpu/arm/cortex-m33/context_rvds.S
+2
-2
libcpu/arm/cortex-m4/context_gcc.S
libcpu/arm/cortex-m4/context_gcc.S
+2
-2
libcpu/arm/cortex-m4/context_iar.S
libcpu/arm/cortex-m4/context_iar.S
+2
-2
libcpu/arm/cortex-m4/context_rvds.S
libcpu/arm/cortex-m4/context_rvds.S
+2
-2
libcpu/arm/cortex-m7/context_gcc.S
libcpu/arm/cortex-m7/context_gcc.S
+2
-2
libcpu/arm/cortex-m7/context_iar.S
libcpu/arm/cortex-m7/context_iar.S
+2
-2
libcpu/arm/cortex-m7/context_rvds.S
libcpu/arm/cortex-m7/context_rvds.S
+2
-2
未找到文件。
libcpu/arm/cortex-m0/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -22,7 +22,7 @@
.
equ
SCB_VTOR
,
0xE000ED08
/*
Vector
Table
Offset
Register
*/
.
equ
NVIC_INT_CTRL
,
0xE000ED04
/*
interrupt
control
state
register
*/
.
equ
NVIC_SHPR3
,
0xE000ED20
/*
system
priority
register
(
3
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSVSET
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
/*
...
...
@@ -159,7 +159,7 @@ rt_hw_context_switch_to:
MOVS
R0
,
#
1
STR
R0
,
[
R1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
R0
,
=
NVIC_SHPR3
LDR
R1
,
=
NVIC_PENDSV_PRI
LDR
R2
,
[
R0
,#
0x00
]
/*
read
*/
...
...
libcpu/arm/cortex-m0/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -19,7 +19,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SHPR3
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -163,7 +163,7 @@ rt_hw_context_switch_to:
MOVS
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SHPR3
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m0/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -19,7 +19,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SHPR3
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -168,7 +168,7 @@ rt_hw_context_switch_to PROC
MOVS
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SHPR3
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m23/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -23,7 +23,7 @@
.
equ
SCB_VTOR
,
0xE000ED08
/*
Vector
Table
Offset
Register
*/
.
equ
NVIC_INT_CTRL
,
0xE000ED04
/*
interrupt
control
state
register
*/
.
equ
NVIC_SHPR3
,
0xE000ED20
/*
system
priority
register
(
3
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSVSET
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
/*
...
...
@@ -160,7 +160,7 @@ rt_hw_context_switch_to:
MOVS
R0
,
#
1
STR
R0
,
[
R1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
R0
,
=
NVIC_SHPR3
LDR
R1
,
=
NVIC_PENDSV_PRI
LDR
R2
,
[
R0
,#
0x00
]
/*
read
*/
...
...
libcpu/arm/cortex-m23/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -20,7 +20,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SHPR3
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -164,7 +164,7 @@ rt_hw_context_switch_to:
MOVS
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SHPR3
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m23/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -20,7 +20,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SHPR3
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -169,7 +169,7 @@ rt_hw_context_switch_to PROC
MOVS
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SHPR3
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m3/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -24,7 +24,7 @@
.
equ
PENDSVSET_BIT
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
.
equ
SHPR3
,
0xE000ED20
/*
system
priority
register
(
3
)
*/
.
equ
PENDSV_PRI_LOWEST
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
PENDSV_PRI_LOWEST
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
/*
*
rt_base_t
rt_hw_interrupt_disable
()
;
...
...
@@ -140,7 +140,7 @@ rt_hw_context_switch_to:
MOV
R0
,
#
1
STR
R0
,
[
R1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
R0
,
=
SHPR3
LDR
R1
,
=
PENDSV_PRI_LOWEST
LDR.W
R2
,
[
R0
,#
0
]
/*
read
*/
...
...
libcpu/arm/cortex-m3/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -19,7 +19,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -139,7 +139,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m3/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -18,7 +18,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -145,7 +145,7 @@ rt_hw_context_switch_to PROC
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m33/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -25,7 +25,7 @@
.
equ
SCB_VTOR
,
0xE000ED08
/*
Vector
Table
Offset
Register
*/
.
equ
NVIC_INT_CTRL
,
0xE000ED04
/*
interrupt
control
state
register
*/
.
equ
NVIC_SYSPRI2
,
0xE000ED20
/*
system
priority
register
(
2
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSVSET
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
/*
...
...
@@ -225,7 +225,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
/*
read
*/
...
...
libcpu/arm/cortex-m33/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -21,7 +21,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -231,7 +231,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m33/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -20,7 +20,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -232,7 +232,7 @@ rt_hw_context_switch_to PROC
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m4/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -25,7 +25,7 @@
.
equ
SCB_VTOR
,
0xE000ED08
/*
Vector
Table
Offset
Register
*/
.
equ
NVIC_INT_CTRL
,
0xE000ED04
/*
interrupt
control
state
register
*/
.
equ
NVIC_SYSPRI2
,
0xE000ED20
/*
system
priority
register
(
2
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSVSET
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
/*
...
...
@@ -182,7 +182,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
/*
read
*/
...
...
libcpu/arm/cortex-m4/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -21,7 +21,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -186,7 +186,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m4/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -20,7 +20,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -186,7 +186,7 @@ rt_hw_context_switch_to PROC
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m7/context_gcc.S
浏览文件 @
c3d63e49
...
...
@@ -25,7 +25,7 @@
.
equ
SCB_VTOR
,
0xE000ED08
/*
Vector
Table
Offset
Register
*/
.
equ
NVIC_INT_CTRL
,
0xE000ED04
/*
interrupt
control
state
register
*/
.
equ
NVIC_SYSPRI2
,
0xE000ED20
/*
system
priority
register
(
2
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
00FF0000
/*
PendSV
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSV_PRI
,
0x
FFFF0000
/*
PendSV
and
SysTick
priority
value
(
lowest
)
*/
.
equ
NVIC_PENDSVSET
,
0x10000000
/*
value
to
trigger
PendSV
exception
*/
/*
...
...
@@ -182,7 +182,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
/
*
set
the
PendSV
exception
priority
*/
/
*
set
the
PendSV
and
SysTick
exception
priority
*/
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
/*
read
*/
...
...
libcpu/arm/cortex-m7/context_iar.S
浏览文件 @
c3d63e49
...
...
@@ -21,7 +21,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
SECTION
.
text
:
CODE
(
2
)
...
...
@@ -186,7 +186,7 @@ rt_hw_context_switch_to:
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
libcpu/arm/cortex-m7/context_rvds.S
浏览文件 @
c3d63e49
...
...
@@ -20,7 +20,7 @@
SCB_VTOR
EQU
0xE000ED08
; Vector Table Offset Register
NVIC_INT_CTRL
EQU
0xE000ED04
; interrupt control state register
NVIC_SYSPRI2
EQU
0xE000ED20
; system priority register (2)
NVIC_PENDSV_PRI
EQU
0x
00FF0000
; PendSV
priority value (lowest)
NVIC_PENDSV_PRI
EQU
0x
FFFF0000
; PendSV and SysTick
priority value (lowest)
NVIC_PENDSVSET
EQU
0x10000000
; value to trigger PendSV exception
AREA
|.text|
,
CODE
,
READONLY
,
ALIGN
=
2
...
...
@@ -186,7 +186,7 @@ rt_hw_context_switch_to PROC
MOV
r0
,
#
1
STR
r0
,
[
r1
]
; set the PendSV exception priority
; set the PendSV
and SysTick
exception priority
LDR
r0
,
=
NVIC_SYSPRI2
LDR
r1
,
=
NVIC_PENDSV_PRI
LDR.W
r2
,
[
r0
,#
0x00
]
; read
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录