Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
SummerGao.
rt-thread
提交
ab818cda
R
rt-thread
项目概览
SummerGao.
/
rt-thread
与 Fork 源项目一致
Fork自
RT-Thread / rt-thread
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
rt-thread
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
ab818cda
编写于
8月 21, 2019
作者:
L
liufeilong
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
参照龙芯1c手册更正看门狗寄存器宏定义
上级
9e2dedef
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
75 addition
and
75 deletion
+75
-75
libcpu/mips/loongson_1c/ls1c.h
libcpu/mips/loongson_1c/ls1c.h
+75
-75
未找到文件。
libcpu/mips/loongson_1c/ls1c.h
浏览文件 @
ab818cda
...
...
@@ -18,36 +18,36 @@
#include "../common/mipsregs.h"
#define LS1C_ACPI_IRQ
0
#define LS1C_HPET_IRQ
1
//#define LS1C_UART0_IRQ
3 // linux中是3,v1.4版本的1c手册中是2,暂屏蔽,待确认
#define LS1C_UART1_IRQ
4
#define LS1C_UART2_IRQ
5
#define LS1C_CAN0_IRQ
6
#define LS1C_CAN1_IRQ
7
#define LS1C_SPI0_IRQ
8
#define LS1C_SPI1_IRQ
9
#define LS1C_AC97_IRQ
10
#define LS1C_MS_IRQ
11
#define LS1C_KB_IRQ
12
#define LS1C_DMA0_IRQ
13
#define LS1C_DMA1_IRQ
14
#define LS1C_DMA2_IRQ 15
#define LS1C_NAND_IRQ
16
#define LS1C_PWM0_IRQ
17
#define LS1C_PWM1_IRQ
18
#define LS1C_PWM2_IRQ
19
#define LS1C_PWM3_IRQ
20
#define LS1C_ACPI_IRQ
0
#define LS1C_HPET_IRQ
1
//#define LS1C_UART0_IRQ
3 // linux中是3,v1.4版本的1c手册中是2,暂屏蔽,待确认
#define LS1C_UART1_IRQ
4
#define LS1C_UART2_IRQ
5
#define LS1C_CAN0_IRQ
6
#define LS1C_CAN1_IRQ
7
#define LS1C_SPI0_IRQ
8
#define LS1C_SPI1_IRQ
9
#define LS1C_AC97_IRQ
10
#define LS1C_MS_IRQ
11
#define LS1C_KB_IRQ
12
#define LS1C_DMA0_IRQ
13
#define LS1C_DMA1_IRQ
14
#define LS1C_DMA2_IRQ
15
#define LS1C_NAND_IRQ
16
#define LS1C_PWM0_IRQ
17
#define LS1C_PWM1_IRQ
18
#define LS1C_PWM2_IRQ
19
#define LS1C_PWM3_IRQ
20
#define LS1C_RTC_INT0_IRQ 21
#define LS1C_RTC_INT1_IRQ 22
#define LS1C_RTC_INT2_IRQ 23
#define LS1C_UART3_IRQ 29
#define LS1C_ADC_IRQ 30
#define LS1C_SDIO_IRQ 31
#define LS1C_UART3_IRQ
29
#define LS1C_ADC_IRQ
30
#define LS1C_SDIO_IRQ
31
#define LS1C_EHCI_IRQ
(32+0)
#define LS1C_OHCI_IRQ
(32+1)
#define LS1C_EHCI_IRQ
(32+0)
#define LS1C_OHCI_IRQ
(32+1)
#define LS1C_OTG_IRQ (32+2)
#define LS1C_MAC_IRQ (32+3)
#define LS1C_CAM_IRQ (32+4)
...
...
@@ -64,7 +64,7 @@
#define LS1C_I2C0_IRQ (32+19)
#define LS1C_GPIO_IRQ 64
#define LS1C_GPIO_IRQ
64
#define LS1C_GPIO_FIRST_IRQ 64
#define LS1C_GPIO_IRQ_COUNT 96
#define LS1C_GPIO_LAST_IRQ (LS1C_GPIO_FIRST_IRQ + LS1C_GPIO_IRQ_COUNT-1)
...
...
@@ -84,72 +84,72 @@
struct
ls1c_intc_regs
{
volatile
unsigned
int
int_isr
;
volatile
unsigned
int
int_en
;
volatile
unsigned
int
int_set
;
volatile
unsigned
int
int_clr
;
/* offset 0x10*/
volatile
unsigned
int
int_pol
;
volatile
unsigned
int
int_edge
;
/* offset 0 */
volatile
unsigned
int
int_isr
;
volatile
unsigned
int
int_en
;
volatile
unsigned
int
int_set
;
volatile
unsigned
int
int_clr
;
/* offset 0x10*/
volatile
unsigned
int
int_pol
;
volatile
unsigned
int
int_edge
;
/* offset 0 */
};
struct
ls1c_cop_global_regs
{
volatile
unsigned
int
control
;
volatile
unsigned
int
rd_inten
;
volatile
unsigned
int
wr_inten
;
volatile
unsigned
int
rd_intisr
;
/* offset 0x10*/
volatile
unsigned
int
wr_intisr
;
unsigned
int
unused
[
11
];
volatile
unsigned
int
control
;
volatile
unsigned
int
rd_inten
;
volatile
unsigned
int
wr_inten
;
volatile
unsigned
int
rd_intisr
;
/* offset 0x10*/
volatile
unsigned
int
wr_intisr
;
unsigned
int
unused
[
11
];
}
;
struct
ls1c_cop_channel_regs
{
volatile
unsigned
int
rd_control
;
volatile
unsigned
int
rd_src
;
volatile
unsigned
int
rd_cnt
;
volatile
unsigned
int
rd_status
;
/* offset 0x10*/
volatile
unsigned
int
wr_control
;
volatile
unsigned
int
wr_src
;
volatile
unsigned
int
wr_cnt
;
volatile
unsigned
int
wr_status
;
/* offset 0x10*/
volatile
unsigned
int
rd_control
;
volatile
unsigned
int
rd_src
;
volatile
unsigned
int
rd_cnt
;
volatile
unsigned
int
rd_status
;
/* offset 0x10*/
volatile
unsigned
int
wr_control
;
volatile
unsigned
int
wr_src
;
volatile
unsigned
int
wr_cnt
;
volatile
unsigned
int
wr_status
;
/* offset 0x10*/
}
;
struct
ls1c_cop_regs
{
struct
ls1c_cop_global_regs
global
;
struct
ls1c_cop_channel_regs
chan
[
8
][
2
];
struct
ls1c_cop_global_regs
global
;
struct
ls1c_cop_channel_regs
chan
[
8
][
2
];
}
;
#define __REG8(addr)
*((volatile unsigned char *)(addr))
#define __REG16(addr)
*((volatile unsigned short *)(addr))
#define __REG32(addr)
*((volatile unsigned int *)(addr))
#define GMAC0_BASE
0xBFE10000
#define GMAC0_DMA_BASE
0xBFE11000
#define GMAC1_BASE
0xBFE20000
#define GMAC1_DMA_BASE
0xBFE21000
#define I2C0_BASE
0xBFE58000
#define PWM0_BASE
0xBFE5C000
#define PWM1_BASE
0xBFE5C010
#define PWM2_BASE
0xBFE5C020
#define PWM3_BASE
0xBFE5C030
#define WDT_BASE
0xBFE5C060
#define RTC_BASE
0xBFE64000
#define I2C1_BASE
0xBFE68000
#define I2C2_BASE
0xBFE70000
#define AC97_BASE
0xBFE74000
#define NAND_BASE
0xBFE78000
#define SPI_BASE
0xBFE80000
#define CAN1_BASE
0xBF004300
#define CAN0_BASE
0xBF004400
#define __REG8(addr)
*((volatile unsigned char *)(addr))
#define __REG16(addr)
*((volatile unsigned short *)(addr))
#define __REG32(addr)
*((volatile unsigned int *)(addr))
#define GMAC0_BASE
0xBFE10000
#define GMAC0_DMA_BASE
0xBFE11000
#define GMAC1_BASE
0xBFE20000
#define GMAC1_DMA_BASE
0xBFE21000
#define I2C0_BASE
0xBFE58000
#define PWM0_BASE
0xBFE5C000
#define PWM1_BASE
0xBFE5C010
#define PWM2_BASE
0xBFE5C020
#define PWM3_BASE
0xBFE5C030
#define WDT_BASE
0xBFE5C060
#define RTC_BASE
0xBFE64000
#define I2C1_BASE
0xBFE68000
#define I2C2_BASE
0xBFE70000
#define AC97_BASE
0xBFE74000
#define NAND_BASE
0xBFE78000
#define SPI_BASE
0xBFE80000
#define CAN1_BASE
0xBF004300
#define CAN0_BASE
0xBF004400
/* Watch Dog registers */
#define WDT_EN
__REG32(WDT_BASE + 0x00)
#define WDT_SET
__REG32(WDT_BASE + 0x04
)
#define WDT_TIMER
__REG32(WDT_BASE + 0x08
)
#define WDT_EN
__REG32(WDT_BASE + 0x00)
#define WDT_SET
__REG32(WDT_BASE + 0x08
)
#define WDT_TIMER
__REG32(WDT_BASE + 0x04
)
#define PLL_FREQ
__REG32(0xbfe78030)
#define PLL_DIV_PARAM
__REG32(0xbfe78034)
#define PLL_FREQ
__REG32(0xbfe78030)
#define PLL_DIV_PARAM
__REG32(0xbfe78034)
#endif
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录