- 06 8月, 2020 2 次提交
-
-
由 Qinghe JING 提交于
* add support for three-dimentional input in reduce max test=develop
-
由 zhupengyang 提交于
-
- 05 8月, 2020 3 次提交
-
-
由 myq406450149 提交于
* change pooling3x3s2max padding right to intrisic. test=develop
-
由 jingqinghe 提交于
-
由 jingqinghe 提交于
-
- 29 7月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* fix arm winograd compute segment. test=develop
-
- 27 7月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* add elu act * fix elu act not find error, test=develop * fix format.test=develop * fix int8 model opt error in conv+conv fusion, test=develop * fix format. test=develop * test=develop
-
- 23 7月, 2020 1 次提交
-
-
由 huzhiqiang 提交于
-
- 22 7月, 2020 2 次提交
-
-
由 hong19860320 提交于
* [Core][ARM] Fix beam_search, eltwise_mul supports broadcast and int64_t data type, add print op and kernel, add exeception test=develop * Fix the dims of parent idx of the arm kernel of beam_search op * elementwise_mul supports int64_t data type with broadcasting * Add print op and kernel for debugging * Support throwing the exception when the internal error occurs * Refine while and conditional_block op kernel * Support the graph optimization on subblocks * Pass program_desc and block_idx into the kernel of the control flow ops(while/conditional_block/subgraph), and create the RuntimeProgram online, it make it possiable to call the control flow ops recursively *Add unit test for masked transformer model
-
由 HappyAngel 提交于
* add conv+conv(1x1s1p0) fusion * fix build and run error * fix formmat. test=develop
-
- 20 7月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* update sequence_conv profile * delete extra file, test=develop
-
- 16 7月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* update sequence_pool and sequence_conv profiler, test=develop * fix compute error, test=develop * delete warning and extra info, test=develop
-
- 14 7月, 2020 1 次提交
-
-
由 mapingshuo 提交于
add act grad ops
-
- 07 7月, 2020 1 次提交
-
-
由 ysh329 提交于
* fix ttfnet miscs. test=develop
-
- 30 6月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* fix conv int8 kernel choose and sooftmax compute bug * change axis_size = 4 kernel choose, test=develop * fix format. test=develop
-
- 26 6月, 2020 1 次提交
-
-
由 cc 提交于
-
- 15 6月, 2020 4 次提交
-
-
由 yiicy 提交于
-
由 HappyAngel 提交于
* fix: winograd support unsame pad test=develop * feat: add winograd int8 kernel test=develop * fix: style fix test=develo * fix winograd_int8 ut sgement default. test=develop * close basic_test, test=develop Co-authored-by: NMyPandaShaoxiang <txg4794@163.com>
-
由 Qi Li 提交于
-
由 HappyAngel 提交于
* add grouup_norm * fix format. test=develop * fix xiaodu crash. test=develop
-
- 08 6月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* fix pooling overflow, test=develop * fix conflict test=develop
-
- 03 6月, 2020 1 次提交
-
-
由 yiicy 提交于
int8 direct_conv, dw_conv add relu6 and leaky relu fusion
-
- 01 6月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* improve 3x3s1 direct profile * add gemv+relu6/lleakyRelu * fix relu6 problem, test=develop * fix format, test=develop * add six / scale , test=develop
-
- 28 5月, 2020 1 次提交
-
-
由 T8T9 提交于
* reduce .so size. test=develop * compile all targets when LITE_ON_TINY_PUBLISH=OFF * unordered_map is more convenient when key is customized class * test=develop
-
- 26 5月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* fix pooling bug and speed * add 2x2s2p1 pooling. test=develop * fix conflict, test=develop
-
- 24 4月, 2020 1 次提交
-
-
由 HappyAngel 提交于
* add scale+relu/relu6/leakyrelu test=develop * fix format, test=develop
-
- 21 4月, 2020 2 次提交
- 20 4月, 2020 2 次提交
- 14 4月, 2020 1 次提交
-
-
由 xiaogang 提交于
-
- 13 4月, 2020 1 次提交
-
-
由 cc 提交于
-
- 08 4月, 2020 1 次提交
-
-
由 cc 提交于
* Add hard_swish, ctc_align and reciprocal op, test=develop * Move some activation ops to extra, test=develop
-
- 27 3月, 2020 1 次提交
-
-
由 mapingshuo 提交于
-
- 23 3月, 2020 2 次提交
-
-
由 HappyAngel 提交于
* fxi ff, test=develop * delete bgr_flip, test=develop
-
由 xiaogang 提交于
-
- 16 3月, 2020 2 次提交
-
-
由 Yuan Shuai 提交于
* [LITE][OPENCL] Change fp32 fc to fp16's. test=develop * fix act in conv3x3opt opencl kernel. test=develop * [LITE][ARM] comment assembly of layout armv7 cpu. test=develop
-
由 mapingshuo 提交于
* add backend * add kernel * add grad kernel
-
- 14 3月, 2020 2 次提交
-
-
由 HappyAngel 提交于
* improve conv_dw profile with rel relu6 leakyrelu, test=develop * add depthwise, test=develop * fix ci error, test=develop * fix cv demo print, test=develop
-
由 yiicy 提交于
* [ARM] improve sgemm performance with relu, relu6 and leakey relu, test=develop * [ARM] improve sgemm performance with relu, relu6 and leakey relu, test=develop
-