Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
PaddlePaddle
Paddle-Lite
提交
dd9b1822
P
Paddle-Lite
项目概览
PaddlePaddle
/
Paddle-Lite
通知
331
Star
4
Fork
1
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
271
列表
看板
标记
里程碑
合并请求
78
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
P
Paddle-Lite
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
271
Issue
271
列表
看板
标记
里程碑
合并请求
78
合并请求
78
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
dd9b1822
编写于
7月 30, 2018
作者:
Z
zhangyang
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
remove extra namespaces
上级
40ee1a31
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
59 addition
and
27 deletion
+59
-27
src/fpga/api/fpga_api.h
src/fpga/api/fpga_api.h
+59
-27
未找到文件。
src/fpga/api/fpga_api.h
浏览文件 @
dd9b1822
...
@@ -14,36 +14,35 @@ limitations under the License. */
...
@@ -14,36 +14,35 @@ limitations under the License. */
#pragma once
#pragma once
#include <stdint.h>
#include <cstddef>
#include <cstddef>
#include <iostream>
#include <iostream>
#include <limits>
#include <limits>
// memory management;
// memory management;
namespace
paddle
{
namespace
paddle_mobile
{
namespace
mobile
{
namespace
fpga
{
namespace
fpga
{
namespace
api
{
int
open_device
();
int
open_device
();
int
close_device
();
int
close_device
();
void
*
fpga_malloc
(
size_t
size
);
void
*
fpga_malloc
(
size_t
size
);
void
fpga_free
(
void
*
ptr
);
void
fpga_free
(
void
*
ptr
);
void
fpga_copy
(
void
*
dst
,
const
void
*
src
,
size_t
num
);
void
fpga_copy
(
void
*
dst
,
const
void
*
src
,
size_t
num
);
struct
FpgaVersionArgs
{
struct
FpgaVersionArgs
{
void
*
buf
;
void
*
buf
;
};
};
struct
MemoryToPhysicalArgs
{
struct
MemoryToPhysicalArgs
{
const
void
*
src
;
const
void
*
src
;
uint64_t
physical
;
uint64_t
physical
;
};
};
struct
MemoryCopyArgs
{
struct
MemoryCopyArgs
{
void
*
src
;
void
*
src
;
void
*
dst
;
void
*
dst
;
size_t
size
;
size_t
size
;
};
};
...
@@ -51,38 +50,71 @@ struct FpgaQuantArgs {
...
@@ -51,38 +50,71 @@ struct FpgaQuantArgs {
float
scale
;
float
scale
;
};
};
struct
FpgaBNArgs
{};
struct
FpgaBNArgs
{
bool
enabled
=
false
;
void
*
bias_addr
;
void
*
scale_addr
;
};
struct
FpgaKernelArgs
{
uint32_t
width
;
uint32_t
height
;
uint32_t
stride_h
;
uint32_t
stride_w
;
};
struct
FpgaImageArgs
{
uint32_t
width
;
uint32_t
height
;
uint32_t
channels
;
uint32_t
pad_h
;
uint32_t
pad_w
;
};
struct
FpgaConvArgs
{
struct
FpgaConvArgs
{
bool
enable_BN
=
false
;
bool
relu_enabled
;
bool
enable_Relu
=
false
;
struct
FpgaBNArgs
BNargs
;
struct
FpgaBNParam
bn_parm
;
void
*
image_addr
;
void
*
filter_addr
;
void
*
bias_addr
;
void
*
output_addr
;
float
quant_scale
;
struct
FpgaImageArgs
image
;
uint32_t
filter_num
;
uint32_t
group_num
;
struct
FpgaKernelArgs
kernel
;
};
};
struct
FpgaPoolArgs
{
struct
FpgaPoolArgs
{
bool
enable_BN
=
false
;
void
*
image_addr
;
struct
FpgaBNParam
bn_parm
;
void
*
output_addr
;
struct
FpgaImageArgs
image
;
struct
FpgaKernelArgs
kernel
;
};
};
struct
FpgaEWAddArgs
{
// only support X + Y
struct
FpgaEWAddArgs
{
bool
enable_Relu
=
false
;
bool
relu_enabled
;
void
*
image0_addr
;
void
*
image1_addr
;
void
*
result_addr
;
uint32_t
const0
;
uint32_t
const1
;
uint32_t
data_len
;
// aligned element count
};
};
int
ComputeFpgaConv
(
struct
FpgaConvArgs
);
int
ComputeFpgaConv
(
struct
FpgaConvArgs
args
);
int
ComputeFpgaPool
(
struct
FpgaPoolArgs
);
int
ComputeFpgaPool
(
struct
FpgaPoolArgs
args
);
int
ComputeFpgaEWAdd
(
struct
FpgaEWAddArgs
);
int
ComputeFpgaEWAdd
(
struct
FpgaEWAddArgs
args
);
#define IOCTL_FPGA_MAGIC '
FPGA
'
#define IOCTL_FPGA_MAGIC '
CNN
'
#define IOCTL_VERSION _IOW(IOCTL_FPGA_MAGIC, 1, struct FpgaVersionArgs)
#define IOCTL_VERSION _IOW(IOCTL_FPGA_MAGIC, 1, struct FpgaVersionArgs)
#define IOCTL_GET_QUANT _IOW(IOCTL_FPGA_MAGIC, 2, struct FpgaQuantArgs)
#define IOCTL_GET_QUANT _IOW(IOCTL_FPGA_MAGIC, 2, struct FpgaQuantArgs)
#define IOCTL_SET_QUANT _IOW(IOCTL_FPGA_MAGIC, 3, struct FpgaArgs)
#define IOCTL_SET_QUANT _IOW(IOCTL_FPGA_MAGIC, 3, struct Fpga
Quant
Args)
#define IOCTL_MEM_COPY _IOW(IOCTL_FPGA_MAGIC, 11, struct MemoryCopyArgs)
#define IOCTL_MEM_COPY _IOW(IOCTL_FPGA_MAGIC, 11, struct MemoryCopyArgs)
#define IOCTL_MEM_TOPHY _IOW(IOCTL_FPGA_MAGIC, 12, struct MemoryToPhysicalArgs)
#define IOCTL_CONFIG_CONV _IOW(IOCTL_FPGA_MAGIC, 21, struct FpgaConvArgs)
#define IOCTL_CONFIG_CONV _IOW(IOCTL_FPGA_MAGIC, 21, struct FpgaConvArgs)
#define IOCTL_CONFIG_POOLING _IOW(IOCTL_FPGA_MAGIC, 22, struct FpgaPoolArgs)
#define IOCTL_CONFIG_POOLING _IOW(IOCTL_FPGA_MAGIC, 22, struct FpgaPoolArgs)
#define IOCTL_CONFIG_EW _IOW(IOCTL_FPGA_MAGIC, 23, struct FpgaEWAddArgs)
#define IOCTL_CONFIG_EW _IOW(IOCTL_FPGA_MAGIC, 23, struct FpgaEWAddArgs)
}
// namespace api
}
// namespace fpga
}
// namespace fpga
}
// namespace mobile
}
// namespace paddle_mobile
}
// namespace paddle
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录