- 17 2月, 2021 1 次提交
-
-
由 Claudiu Manoil 提交于
DSA stands for Distributed Switch Architecture and it covers switches that are connected to the CPU through an Ethernet link and generally use frame tags to pass information about the source/destination ports to/from CPU. Front panel ports are presented as regular ethernet devices in U-Boot and they are expected to support the typical networking commands. DSA switches may be cascaded, DSA class code does not currently support this. Signed-off-by: NAlex Marginean <alexandru.marginean@nxp.com> Signed-off-by: NClaudiu Manoil <claudiu.manoil@nxp.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Signed-off-by: NVladimir Oltean <vladimir.oltean@nxp.com>
-
- 27 1月, 2021 1 次提交
-
-
由 Aaron Tseng 提交于
Add Cortina Access Ethernet device driver for CAxxxx SoCs. This driver supports both legacy and DM_ETH network models. Signed-off-by: NAaron Tseng <aaron.tseng@cortina-access.com> Signed-off-by: NAlex Nemirovsky <alex.nemirovsky@cortina-access.com> Signed-off-by: NAbbie Chang <abbie.chang@cortina-access.com> CC: Joe Hershberger <joe.hershberger@ni.com> CC: Abbie Chang <abbie.chang@Cortina-Access.com> CC: Tom Rini <trini@konsulko.com>
-
- 25 1月, 2021 1 次提交
-
-
由 Weijie Gao 提交于
This patch adds ethernet driver for MediaTek MT7620 SoC. The MT7620 SoC has a built-in ethernet (Frame Engine) and a built-in 7-port switch and two xMII interfaces (can be MII/RMII/RGMII). The port 0-3 of the switch connects to intergrited FE PHYs. Port 4 can be configured to connect to either the intergrited FE PHY, or the xMII. Port 5 always connects to the xMII. Port 6 is the CPU port. This driver supports MT7530 giga switch connects to port 5. Reviewed-by: NStefan Roese <sr@denx.de> Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com>
-
- 22 10月, 2020 1 次提交
-
-
由 Robert Marko 提交于
This adds the driver for the IPQ40xx built-in MDIO. This will be needed to support future PHY driver. Signed-off-by: NRobert Marko <robert.marko@sartura.hr> Cc: Luka Perkov <luka.perkov@sartura.hr>
-
- 14 10月, 2020 2 次提交
-
-
由 Suneel Garapati 提交于
Adds support for Network Interface controllers found on OcteonTX2 SoC platforms. Signed-off-by: NSuneel Garapati <sgarapati@marvell.com> Signed-off-by: NStefan Roese <sr@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com>
-
由 Suneel Garapati 提交于
Adds support for Network Interface controllers found on OcteonTX SoC platforms. Signed-off-by: NSuneel Garapati <sgarapati@marvell.com> Signed-off-by: NStefan Roese <sr@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com>
-
- 17 9月, 2020 1 次提交
-
-
由 Heiko Schocher 提交于
add DM/DTS support for the UEC ethernet on QUICC Engine Block. Signed-off-by: NHeiko Schocher <hs@denx.de> Patch-cc: Mario Six <mario.six@gdsys.cc> Patch-cc: Qiang Zhao <qiang.zhao@nxp.com> Patch-cc: Holger Brunck <holger.brunck@hitachi-powergrids.com> Patch-cc: Madalin Bucur <madalin.bucur@oss.nxp.com> Series-changes: 3 - revert: commit "3374264d" ("drivers: net: qe: deselect QE when DM_ETH is enabled") as now qe works with DM and DM_ETH support. - fix mailaddress from Holger Series-changes: 2 - add comments from Qiang Zhao: - add device node documentation - I did not drop the dm_qe_uec_phy.c and use drivers/net/fsl_mdio.c because using drivers/net/fsl_mdio.c leads in none existent udevice mdio@3320 instead boards with DM ETH support should use now this driver. - remove RFC tag Commit-notes: - I let the old none DM based implementation in code so boards should work with old implementation. This Code should be removed if all boards are converted to DM/DTS. - add the DM based qe uec driver under drivers/net/qe - Therefore copied the files uccf.c uccf.h uec.h from drivers/qe. So there are a lot of Codingstyle problems currently. I fix them in next version if this RFC patch is OK or it needs some changes. - The dm based driver code is now under drivers/net/qe/dm_qe_uec.c Used a lot of functions from drivers/qe/uec.c - seperated the PHY specific code into seperate file drivers/net/qe/dm_qe_uec_phy.c END
-
- 20 8月, 2020 1 次提交
-
-
由 Michal Simek 提交于
Zynq/ZynqMP/Versal IPs should be possible to called also from Microblaze in PL and vice versa. That's why change dependencies and do not limit enabling just for some platforms. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NHeiko Schocher <hs@denx.de>
-
- 05 8月, 2020 1 次提交
-
-
由 Patrick Delaunay 提交于
Add configuration flag to select the supported dwc driver configuration: - CONFIG_DWC_ETH_QOS_TEGRA186 - CONFIG_DWC_ETH_QOS_IMX - CONFIG_DWC_ETH_QOS_STM32 See Linux driver ethernet/stmicro/stmmac and associated glue layers for other configuration examples. This patch removes the not-selected compatibles and lets the linker remove the unused functions to reduce the size of the driver. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com>
-
- 25 7月, 2020 1 次提交
-
-
由 Marek Vasut 提交于
Add Kconfig entries for the dc2114x driver and convert various boards. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Ramon Fried <rfried.dev@gmail.com>
-
- 08 7月, 2020 1 次提交
-
-
由 Amit Singh Tomar 提交于
This patchs adds glue logic to enable designware mac present on Action Semi based S700 SoC, Configures SoC specific bits. Undocumented bit that programs the PHY interface select register comes from vendor source. It has been tested on Cubieboard7-lite based on S700 SoC. Signed-off-by: NAmit Singh Tomar <amittomer25@gmail.com>
-
- 30 6月, 2020 1 次提交
-
-
由 Marek Vasut 提交于
Add Kconfig entries for the pcnet driver and convert MIPS malta to use those. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Cc: Joe Hershberger <joe.hershberger@ni.com>
-
- 19 6月, 2020 2 次提交
-
-
由 Marek Vasut 提交于
Add Kconfig entries for the pcnet driver and convert MIPS malta to use those. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Cc: Joe Hershberger <joe.hershberger@ni.com>
-
由 Marek Vasut 提交于
Add Kconfig entries for the eepro100 driver and convert various boards. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com>
-
- 03 6月, 2020 1 次提交
-
-
由 Madalin Bucur 提交于
Compilation error occur when DM_ETH is enabled without DM_PCI. Signed-off-by: NMadalin Bucur <madalin.bucur@oss.nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
- 23 5月, 2020 1 次提交
-
-
由 Marek Vasut 提交于
Convert CONFIG_KS8851_MLL and CONFIG_KS8851_MLL_BASEADDR to Kconfig Signed-off-by: NMarek Vasut <marex@denx.de> Cc: Eugen Hristev <eugen.hristev@microchip.com> Cc: Joe Hershberger <joe.hershberger@ni.com>
-
- 16 5月, 2020 2 次提交
-
-
由 Trevor Woerner 提交于
Have this symbol follow the pattern of all other such symbols. This patch also removes a TODO from the code. Reviewed-by: NChris Packham <judge.packham@gmail.com> Signed-off-by: NTrevor Woerner <twoerner@gmail.com>
-
由 Trevor Woerner 提交于
Have this symbol follow the pattern of all other such symbols. This patch removes a TODO from the code. Signed-off-by: NTrevor Woerner <twoerner@gmail.com>
-
- 10 5月, 2020 1 次提交
-
-
由 Ye Li 提交于
For dual ethernet controllers, the HW design may connect ETH phys to one MDIO ports. So two different ethernet drivers have to share MDIO bus. Since two ethernet drivers are independent, we can't ensure their probe order. To resolve this problem, introduce an eth phy generic driver and uclass. After eth-uclass binds, we search the mdio node and binds the phy node with the eth-phy-generic driver. When one eth driver get its phy device, the parent of phy device will probe prior than phy device. So this ensure the eth driver ownes the MDIO bus will be probed before using its MDIO. Signed-off-by: NYe Li <ye.li@nxp.com> Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
- 01 5月, 2020 1 次提交
-
-
由 Marek Vasut 提交于
Add support for U-Boot DM and DT probing. Furthermore, build the SMC911x standalone EEPROM example only for the non-DM case, as it is not converted yet. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
-
- 29 4月, 2020 1 次提交
-
-
由 Ioana Ciornei 提交于
Add a driver for the MDIO interface integrated in the mEMAC (Multi-rate Ethernet Media Access Controller) and the Fman 10G Ethernet MACs. Signed-off-by: NIoana Ciornei <ioana.ciornei@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
- 30 1月, 2020 1 次提交
-
-
由 Amit Singh Tomar 提交于
The Broadcom GENET Ethernet MACs are used in several MIPS based SoCs and in the Broadcom 2711/2838 SoC used on the Raspberry Pi 4. There is no publicly available documentation, so this driver is based on the Linux driver. Compared to that the queue management is drastically simplified, also we only support version 5 of the IP and RGMII connections between MAC and PHY, as used on the RPi4. Signed-off-by: NAmit Singh Tomar <amittomer25@gmail.com> Reviewed-by: NAndre Przywara <andre.przywara@arm.com> [Andre: heavy cleanup and a few fixes] Signed-off-by: NAndre Przywara <andre.przywara@arm.com> Tested-by: NCorentin Labbe <clabbe@baylibre.com> Signed-off-by: NMatthias Brugger <mbrugger@suse.com>
-
- 10 1月, 2020 1 次提交
-
-
由 Angelo Durgehello 提交于
Add ColdFire fec to Kconfig. Signed-off-by: NAngelo Durgehello <angelo.dureghello@timesys.com>
-
- 09 12月, 2019 1 次提交
-
-
由 Nevo Hed 提交于
Changes to mvpp2.c require the MVMDIO module which in turn uses DM_MDIO. Signed-off-by: NNevo Hed <nhed+github@starry.com> Reviewed-by: NRamon Fried <rfried.dev@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
- 05 11月, 2019 1 次提交
-
-
由 Peng Fan 提交于
Make FEC driver could be used by i.MX8M when CONFIG_FEC_MXC defined in defconfig. Signed-off-by: NPeng Fan <peng.fan@nxp.com> Reviewed-by: NFrieder Schrempf <frieder.schrempf@kontron.de> Tested-by: NFrieder Schrempf <frieder.schrempf@kontron.de>
-
- 25 10月, 2019 1 次提交
-
-
由 Weijie Gao 提交于
The mt7628 has an embedded ethernet switch (5 phy ports + 1 cpu port). Although in IOT mode only port0 is usable, the phy0 is still connected to the switch, not the ethernet gmac directly. This patch rewrites it and makes it optional. It can be turned on by adding mediatek,poll-link-phy = <?> explicitly into the eth node. By default the driver is switch mode with all 5 phy ports working without link detection. Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com>
-
- 05 9月, 2019 4 次提交
-
-
由 Alex Marginean 提交于
This patch adds a separate driver for the MDIO interface of the Marvell Ethernet controllers based on driver model. There are two reasons to have a separate driver rather than including it inside the MAC driver itself: *) The MDIO interface is shared by all Ethernet ports, so a driver must guarantee non-concurrent accesses to this MDIO interface. The most logical way is to have a separate driver that handles this single MDIO interface, used by all Ethernet ports. *) The MDIO interface is the same between the existing mv643xx_eth driver and the new mvneta/mvpp2 driver. Even though it is for now only used by the mvneta/mvpp2 driver, it will in the future be used by the mv643xx_eth driver as well. This driver supports SMI IEEE for 802.3 Clause 22 and XSMI for IEEE 802.3 Clause 45. This patch also adds device tree binding for marvell MDIO driver. Signed-off-by: NKen Ma <make@marvell.com> Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Florinel Iordache 提交于
Create drivers/net/fsl-mc/Kconfig and move fsl-mc specific configs from arch/arm/cpu/armv8/fsl-layerscape/Kconfig to this new Kconfig Signed-off-by: NFlorinel Iordache <florinel.iordache@nxp.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Alex Marginean 提交于
This driver is used for MDIO muxes driven over I2C. This is currently used on Freescale LS1028A QDS board, on which the physical MDIO MUX is controlled by an on-board FPGA which in turn is configured through I2C. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Joe Hershberger 提交于
This reverts commit d9a9174f.
-
- 29 7月, 2019 1 次提交
-
-
由 Keerthy 提交于
commit 49116e6d ("doc: arch: Convert README.sandbox to reST") Moves README.sandbox to doc/arch. Replace all the existing instances to point to the right documentation file. Signed-off-by: NKeerthy <j-keerthy@ti.com>
-
- 26 7月, 2019 3 次提交
-
-
由 Alex Marginean 提交于
This driver is used for MDIO muxes driven over I2C. This is currently used on Freescale LS1028A QDS board, on which the physical MDIO MUX is controlled by an on-board FPGA which in turn is configured through I2C. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Alex Marginean 提交于
Adds a driver for the MDIO interface currently integrated in LS1028A SoC. This MDIO interface is shared by multiple ethernet interfaces and is presented as a stand-alone PCI function on the SoC ECAM. Ethernet has a functional dependency on MDIO, for simplicity there is a single config option for both. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Alex Marginean 提交于
Adds a driver for NXP ENETC ethernet controller currently integrated in LS1028A. ENETC is a fairly straight-forward BD ring device and interfaces are presented as PCI EPs on the SoC ECAM. Signed-off-by: NCatalin Horghidan <catalin.horghidan@nxp.com> Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
- 19 7月, 2019 3 次提交
-
-
由 Lukasz Majewski 提交于
The fec_mxc.c driver can be reused by i.MX28 when DM_ETH is enabled. One only needs to add proper compatible and dependency on FEC_MXC in the Kconfig. Signed-off-by: NLukasz Majewski <lukma@denx.de> Reviewed-by: NMarek Vasut <marex@denx.de>
-
由 Alex Marginean 提交于
Adds a test using a makeshift MDIO MUX. The test is based on the existing MDIO test. It uses the last emulated PHY register to verify MUX selection. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Alex Marginean 提交于
Adds a class for MDIO MUXes, which control access to a series of downstream child MDIOs. MDIO MUX drivers are required to implement a select function used to switch between child buses. MUX children are registered as MDIO buses and they can be used just like regular MDIOs. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
- 16 7月, 2019 2 次提交
-
-
由 Alex Marginean 提交于
A very simple test for DM_MDIO, mimicks a register write/read through the sandbox bus to a dummy PHY. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Tested-by: NBin Meng <bmeng.cn@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Alex Marginean 提交于
Adds UCLASS_MDIO DM class supporting MDIO buses that are probed as stand-alone devices. Useful in particular for systems that support DM_ETH and have a stand-alone MDIO hardware block shared by multiple Ethernet interfaces. Signed-off-by: NAlex Marginean <alexm.osslist@gmail.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
- 27 5月, 2019 1 次提交
-
-
由 Tom Rini 提交于
Move the main symbol for Freescale Fman Ethernet controller option to Kconfig. Also migrate the CONFIG_SYS_QE_FMAN_FW_IN_xxx macros and rename the SPIFLASH one to follow the same format as all of the others. To do this fully we need to migrate CONFIG_QC, do so. Signed-off-by: NTom Rini <trini@konsulko.com>
-