- 09 10月, 2008 3 次提交
-
-
由 Kumar Gala 提交于
Commit 445a7b38 introduced the following compile warnings: cmd_i2c.c:112: warning: missing braces around initializer cmd_i2c.c:112: warning: (near initialization for 'i2c_no_probes[0]') Signed-off-by: NKumar Gala <galak@kernel.crashing.org>
-
由 Wolfgang Grandegger 提交于
Measurements with our MPC8544 board showed that the I2C bus frequency is wrong by a factor of 1.5. Obviously, the interpretation of the MPC85xx_PORDEVSR2_SEC_CFG bit of the cfg_sec_freq register is not correct. There seems to be an error in the 8544 RM. Signed-off-by: NWolfgang Grandegger <wg@grandegger.com>
-
由 Rafal Czubak 提交于
get_cpu_board_revision() returned board revision based on information stored in global static struct eeprom. It should instead use one from local struct board_eeprom, to which the data is actually read from EEPROM. The bug led to system hang after printing L1 cache information on U-Boot startup. The problem was observed on MPC8555CDS system and possibly affects other Freescale MPC85xx boards using CFG_I2C_EEPROM_CCID. The change has been successfully tested on MPC8555CDS system. Signed-off-by: NRafal Czubak <rcz@semihalf.com>
-
- 08 10月, 2008 4 次提交
-
-
由 Haiying Wang 提交于
Signed-off-by: NHaiying Wang <Haiying.Wang@freescale.com>
-
由 Haiying Wang 提交于
The ID EEPROM on MPC8572DS board locates on I2C bus 1. Its the storage for system information like mac addresses etc. This patch enables it. Signed-off-by: NHaiying Wang <Haiying.Wang@freescale.com>
-
由 Haiying Wang 提交于
MPC8572DS has two i2c buses. This patch moves the DDR SPD_EEPROM to i2c bus 1 according to the board spec, and adds the 2nd i2c bus offset. Signed-off-by: NHaiying Wang <Haiying.Wang@freescale.com>
-
由 Jason Jin 提交于
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111), The display is still sync mode DDR freq. This patch try to fix this. The display DDR freq is now the actual freq in both sync and async mode. Signed-off-by: NJason Jin <Jason.jin@freescale.com>
-
- 07 10月, 2008 1 次提交
-
-
由 Kumar Gala 提交于
ePAPR says if the *cache-block-size is the same as *cache-line-size than we don't need the *cache-line-size property. Signed-off-by: NKumar Gala <galak@kernel.crashing.org>
-
- 23 9月, 2008 8 次提交
-
-
由 Stefan Roese 提交于
Depending on the configuration jumper "SATA SELECT", U-Boot disabled either one PCIe node or the SATA node in the device tree blob. This patch removes the unnecessary and even confusing warning, when the node is not found at all. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Remy Bohmer 提交于
Signed-off-by: NRemy Bohmer <linux@bohmer.net>
-
由 Wolfgang Denk 提交于
eventually leads to a machine check. This change assures that DPRAM is allocated only once in that case. Signed-off-by: NGary Jennejohn <garyj@denx.de> Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Laurent Pinchart 提交于
A few Spartan-3 definitions erroneously use Spartan-3E size constants. This patch fixes them. Signed-off-by: NLaurent Pinchart <laurentp@cse-semaphore.com>
-
由 Laurent Pinchart 提交于
Signed-off-by: NLaurent Pinchart <laurentp@cse-semaphore.com> Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Anatolij Gustschin 提交于
Running mtest command on socrates without specifying an address range crashes the board. This patch changes default mtest address range to prevent this behavior. Signed-off-by: NAnatolij Gustschin <agust@denx.de>
-
由 Anatolij Gustschin 提交于
Currently U-Boot crashes after relocation to RAM. Changing the CPO value of the DDR SDRAM TIMING_CFG_2 register to READ_LAT + 1 (to the value it was before conversion of socrates to new DDR code) fixes the problem. Signed-off-by: NAnatolij Gustschin <agust@denx.de>
-
由 Anatolij Gustschin 提交于
Commit be0bd823 changed SPD EEPROM address to 0x51 and DDR SDRAM detection stopped working. Change this address back to 0x50. Signed-off-by: NAnatolij Gustschin <agust@denx.de>
-
- 22 9月, 2008 1 次提交
-
-
- 19 9月, 2008 5 次提交
-
-
由 Nobuhiro Iwamatsu 提交于
Signed-off-by: NNobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
由 Nobuhiro Iwamatsu 提交于
Add support watchdog for SH4A core (SH7763, SH7780 and SH7785). And fix some compile warning. Signed-off-by: NNobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
由 Nobuhiro Iwamatsu 提交于
Signed-off-by: NNobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: NNobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
由 Nobuhiro Iwamatsu 提交于
Old U-Boot supported 4KB page size only. If this version, Linux kernel can not get command line from U-Boot. SH Linux kernel can change page size and empty_zero_page. This patch support this function and fix promlem. Signed-off-by: NNobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: NNobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
由 Nobuhiro Iwamatsu 提交于
Add function of smc911x, pkt_data_pull and pkt_data_push. Signed-off-by: NNobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: NNobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
- 18 9月, 2008 1 次提交
-
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
- 17 9月, 2008 3 次提交
-
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Peter Tyser 提交于
Fix TBI PHY accesses to use the proper offset in CPU register space. The previous code would incorrectly access the TBI PHY by reading/writing to CPU register space at the same location as would be used to access external PHYs. Signed-off-by: NPeter Tyser <ptyser@xes-inc.com> Acked-by: NAndy Fleming <afleming@freescale.com>
-
由 Wolfgang Denk 提交于
After switching to using the CFI flash driver, the correct remapping of the flash banks was forgotten. Also, some boards were not adapted, and the old legacy flash driver was not removed yet. Signed-off-by: NWolfgang Denk <wd@denx.de>
-
- 14 9月, 2008 1 次提交
-
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
- 13 9月, 2008 11 次提交
-
-
由 Wolfgang Denk 提交于
Signed-off-by: NWolfgang Denk <wd@denx.de>
-
由 Peter Tyser 提交于
Signed-off-by: NPeter Tyser <ptyser@xes-inc.com>
-
由 u-boot@bugs.denx.de 提交于
This patch is an attempt to implement autoprobing for the Lime presence on the bus. Configure GPCM for Lime CS2 and try to access chip ID registers. Second read atempt delivers register values if the chip is present. Signed-off-by: NAnatolij Gustschin <agust@denx.de>
-
由 u-boot@bugs.denx.de 提交于
Signed-off-by: NDetlev Zundel <dzu@denx.de>
-
由 Nobuhiro Iwamatsu 提交于
netdev.h was not include by r2dplus. Signed-off-by: NNobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
-
由 Heiko Schocher 提交于
Commit 2a1a2cb6 didnt remove the dummy mem reservation in fdt_chosen, and this stopped Linux from booting with a Ramdisk. This patch fixes this, by deleting the useless dummy mem reservation. When booting with a Ramdisk, a fix offset FDT_RAMDISK_OVERHEAD is now added to of_size, so we dont need anymore a dummy mem reservation. I measured the value of FDT_RAMDISK_OVERHEAD on a MPC8270 based system (=0x44 bytes) and rounded it up to 0x80). Signed-off-by: NHeiko Schocher <hs@denx.de> Acked-by: NKumar Gala <galak@kernel.crashing.org>
-
由 Luigi 'Comio' Mantellini 提交于
Signed-off-by: NLuigi 'Comio' Mantellini <luigi.mantellini@idf-hit.com> Signed-off-by: NJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
-
由 Anton Vorontsov 提交于
This patch deletes oobavail assignments, they're calculated by the nand core code in nand_scan_tail, plus current oobavail values are wrong for the LP NANDs. Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: NDavid Woodhouse <David.Woodhouse@intel.com> Signed-off-by: NScott Wood <scottwood@freescale.com>
-
由 Anton Vorontsov 提交于
This patch implements support for flash-based BBT for chips working through ELBC NAND controller, so that NAND core will not have to re-scan for bad blocks on every boot. Because ELBC controller may provide HW-generated ECCs we should adjust bbt pattern and bbt version positions in the OOB free area. Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: NDavid Woodhouse <David.Woodhouse@intel.com> Signed-off-by: NScott Wood <scottwood@freescale.com>
-
由 Anton Vorontsov 提交于
For large page chips, nand_bbt is looking into OOB area, and checking for "0xff 0xff" pattern at OOB offset 0. That is, two bytes should be reserved for bbt means. But ELBC driver is specifying ecclayout so that oobfree area starts at offset 1, so only one byte left for the bbt purposes. This causes problems with any OOB users, namely JFFS2: after first mount JFFS2 will fill all OOBs with "erased marker", so OOBs will contain: OOB Data: ff 19 85 20 03 00 ff ff ff 00 00 08 ff ff ff ff OOB Data: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff OOB Data: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff OOB Data: ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff And on the next boot, NAND core will rescan for bad blocks, then will see "0xff 0x19" pattern, and will mark all blocks as bad ones. To fix the issue we should implement our own bad block pattern: just one byte at OOB start. Though, this will work only for x8 chips. For x16 chips two bytes must be checked. Since ELBC driver does not support x16 NANDs (yet), we're safe for now. Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: NDavid Woodhouse <David.Woodhouse@intel.com> Signed-off-by: NScott Wood <scottwood@freescale.com>
-
- 12 9月, 2008 2 次提交
-
-
由 Wolfgang Denk 提交于
-
-