- 01 6月, 2018 7 次提交
-
-
由 Alexey Brodkin 提交于
This will allow for board-specific implementation of reset. Default version will just stop execution with help of BRK instruction. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
For quite some time we have a GCC's built-in which inserts BRK instruction so let's use it instead of simple insertion of in-line assembly. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
This is useful for cases when U-Boot image is put in ROM and reset vector points to 0 where the very beginnign of the image reside. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
We used to have the one and only linker script for all ARC boards and so we relied on a particular order of symbols there. Because of that we used __ivt_end as the marker of the end of all the code which won't be true any longer if we move .ivt section to any other place. That said we'd better check for each section separately. A couple of other improvements: 1. There's no point to include the marker of section end in interested range because its address is beyond the section, i.e. we should compare with "<" but not "<=". 2. .ivt section for ARCv2 cores is just an array of 32-bit ints and they are not swapped even on little-endia cores while in case of ARCompact cores .ivt contains valid code so swapping is required. 3. Just in case add check for ARC600 which is also ARCompact and its .ivt is normal code. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
Fixes commit fac47904 ("arc: Eliminate unused code and data with GCC's garbage collector"), see [1]. Since in case of ARCv2 .ivt only contains addrresses of interrupt/exception handlers linker doesn't understand that this section actually make a lot of sense and decides to get rid of it if we use "--gc-sections". And KEEP does exactly this, see [2]. [1] http://git.denx.de/?p=u-boot.git;a=commit;h=fac4790491f69b29755d92db2cad508849573ff7 [2] https://sourceware.org/binutils/docs/ld/Input-Section-Keep.html#Input-Section-KeepSigned-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
We don't care much about I$ line length really as there're no per-line ops on I$ instead we only do full invalidation of it on occasion of relocation and right before jumping to the OS. Also as compared to Linux kernel where we don't support different lengths of I$ and D$ lines in U-Boot we have to deal with such an exotic configs if the target board is not supposed to run Linux kernel. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
由 Alexey Brodkin 提交于
As of today 'board/synopsys/' folder contains only Synopsys ARC boards supported by the same people who support 'arch/arc'. Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
- 27 5月, 2018 27 次提交
-
-
由 Kelvin Cheung 提交于
Add FIT data-position & data-offset property support for bootm, which were already supported in SPL. Signed-off-by: NKelvin Cheung <keguang.zhang@gmail.com>
-
由 Ley Foon Tan 提交于
Follow implementation in mALLOc(). Check GD_FLG_FULL_MALLOC_INIT flag and use malloc_simple if GD_FLG_FULL_MALLOC_INIT is unset. Adjust the malloc bytes to align with the requested alignment. The original memalign() function will access mchunkptr struct to adjust the alignment if there is misalignment happen, but mchunkptr struct is not being initialized before full malloc is initialized. This cause the system crash. Signed-off-by: NLey Foon Tan <ley.foon.tan@intel.com> Reviewed-by: NMarek Vasut <marek.vasut@gmail.com>
-
由 Patrice Chotard 提交于
SDMMC_CMD_CPSMEN bit is wrongly check and set in SDMMC_ARG register instead of SDMMC_CMD register. Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Use OTP57 and 58 for MAC address - OTP57 = MAC address bits [31:0] - OTP58 = MAC address bit [47:32] stored in OTP LSB's Use manufacture information in OTP13 to OTP15 to build unique chip id saved in env variable "serial#" (used for USB device enumeration) Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Add support of fuse command (read/write/program/sense) on bank 0 to access to BSEC SAFMEM (4096 OTP bits). Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Add a MISC driver with read and write access to BSEC IP (Boot and Security and OTP control) - offset 0: shadowed values - offset 0x80000000: OTP fuse box values (SAFMEM) Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
The register TAMP_BOOT_CONTEXT is already updated in get_bootmode() in cpu.c and no need to be done twice. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Add the needed information to enable the debug uart to have printf before the serial driver probe (so before probe for clock, pincontrol and reset drivers) To enable the debug on uart 4 (default console): + CONFIG_DEBUG_UART=y + CONFIG_DEBUG_UART_STM32=y Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Add possibility to update the serial parity used. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrick Delaunay 提交于
Implements serial setparity ops to allow uart parity change. It allows to select ODD, EVEN or NONE parity. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Patrice Chotard 提交于
Rename USART_ISR_FLAG_xxx bits to USART_ISR_xxx bits and USART_ICR_OREF to USART_ICR_ORECF in order to match datasheets. Sort defines by descendant order. Signed-off-by: NPatrice Chotard <patrice.chotard@st.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Patrick Delaunay 提交于
Add support for early debug printf, before the availability of driver model and device tree support. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com> Signed-off-by: NPatrice Chotard <patrice.chotard@st.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Radoslaw Pietrzyk 提交于
- adds reading FMC swap setting from DTB to SDRAM driver - sets FMC swap for stm32f429-disco board - changes ram start address to 0x90000000 Signed-off-by: NRadoslaw Pietrzyk <radoslaw.pietrzyk@gmail.com> Acked-by: NPatrice Chotard <patrice.chotard@st.com>
-
由 Ramon Fried 提交于
Serial port configuration was missing from previous implementation. It only worked because it was preconfigured by LK. This patch configures the uart for 115200 8N1. It also configures the pin mux for uart pins using DT bindings. Signed-off-by: NRamon Fried <ramon.fried@gmail.com>
-
由 Ramon Fried 提交于
Added TLMM pinctrl node for pin muxing & config. Additionally, added a serial node for uart. Signed-off-by: NRamon Fried <ramon.fried@gmail.com>
-
由 Ramon Fried 提交于
This patch adds pinmux and pinctrl driver for TLMM subsystem in snapdragon chipsets. Currently, supporting only 8016, but implementation is generic and 8096 can be added easily. Driver is using the generic dt-bindings and doesn't introduce any new bindings (yet). Signed-off-by: NRamon Fried <ramon.fried@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Ramon Fried 提交于
UART clock enabling flow was wrong. Changed the flow according to downstream implementation in LK. Signed-off-by: NRamon Fried <ramon.fried@gmail.com>
-
由 Ramon Fried 提交于
The uart is already initialized prior to relocation, reinitialization after relocation is unnecessary. Signed-off-by: NRamon Fried <ramon.fried@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Ramon Fried 提交于
Failure to set the clocks will causes data abort exception when trying to write to AHB uart registers. This patch ensures that we don't touch these registers if clock setting failed. Signed-off-by: NRamon Fried <ramon.fried@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Ramon Fried 提交于
The clock and serial nodes are needed before relocation. This patch ensures that the msm-serial driver will probe and provide uart output before relocation. Signed-off-by: NRamon Fried <ramon.fried@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Chris Packham 提交于
Now that there are more boards defining this it can be removed from the whitelist. Signed-off-by: NChris Packham <judge.packham@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
Add a doc comment for pciauto_region_allocate(). Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
Currently, if we happen to allocate an address requiring 64 bits to a device only supporting 32-bit BARs, the address eventually gets silently truncated to 32 bits. Avoid this by adding a new flag to pciauto_region_allocate() to bail out in such situations. Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
All of the debug output from this file is squished to one line. Fix it. Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
Now that U-Boot works fine with highmem enabled, there is no need to tell users to disable highmem. Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
Now that PCI devices work with highmem-enabled QEMU emulation, bump up the RAM size in the MMU tables to gain access to the full 255 GB of RAM potential instead of the puny 3 GB. Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tuomas Tynkkynen 提交于
Currently, qemu_arm_defconfig and qemu_arm64_defconfig only work with the 'highmem=off' parameter passed to QEMU's virt machine. The reason is that when 'highmem' is not disabled, QEMU appends 64-bit a memory resource to the PCI controller's regions property in DT in addition to the 32-bit PCI memory window in low memory. And the current DT parsing code picks the last (thus the 64-bit one) memory resource, whose address eventually gets silently truncated to 32 bits because CONFIG_SYS_PCI_64BIT is not set, which obviously causes PCI to break. Avoid this problem by ignoring memory regions whose addresses are above the 32-bit boundary when CONFIG_SYS_PCI_64BIT is not set. Signed-off-by: NTuomas Tynkkynen <tuomas.tynkkynen@iki.fi> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 26 5月, 2018 6 次提交
-
-
由 Miquel Raynal 提交于
Enable the Sandbox TPMv2 driver in all possible configurations. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Miquel Raynal 提交于
This node declares the presence of the Sandbox TPMv2.x emulated chip, available for testing. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Miquel Raynal 提交于
Add Sandbox TPMv2.0 module bindings. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Miquel Raynal 提交于
This driver can emulate all the basic functionalities of a TPMv2.x chip and should behave like them during regular testing. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Miquel Raynal 提交于
Add tests for the TPMv2.x commands. These commands may run both on a physical TPM and with the sandbox driver. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Miquel Raynal 提交于
Add TIS TPMv2.0 SPI module bindings. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com>
-