Signed-off-by: NWolfgang Denk <wd@denx.de>

Add the Freescale on-chip SATA controller driver to u-boot,
The SATA controller is used on the 837x and 8315 targets,
The driver can be used to load kernel, fs and dtb.

The features list:
- 1.5/3 Gbps link speed
- LBA48, LBA28 support
- DMA and FPDMA support
- Two ports support
Signed-off-by: NDave Liu <daveliu@freescale.com>

Signed-off-by: NDave Liu <daveliu@freescale.com>

Signed-off-by: NDave Liu <daveliu@freescale.com>

Signed-off-by: NDave Liu <daveliu@freescale.com>

add simple libata support in u-boot
Signed-off-by: NDave Liu <daveliu@freescale.com>

original ata_piix driver is using IDE framework, not real
SATA framework. For now, the ata_piix driver is only used
by x86 sc520_cdp board. This patch makes the ata_piix driver
use the new SATA framework, so

- remove the duplicated command stuff
- remove the CONFIG_CMD_IDE define in the sc520_cdp.h
- add the CONFIG_CMD_SATA define to sc520_cdp.h
Signed-off-by: NDave Liu <daveliu@freescale.com>

- add the SATA framework
- add the SATA command line
Signed-off-by: NDave Liu <daveliu@freescale.com>

move the sata.h from include/ to drivers/block/ata_piix.h
Signed-off-by: NDave Liu <daveliu@freescale.com>

move the cmd_sata.c from common/ to drivers/ata_piix.c,
the cmd_sata.c have some part of ata_piix controller drivers.
consolidate the driver to have better framework.
Signed-off-by: NDave Liu <daveliu@freescale.com>

Signed-off-by: NWolfgang Denk <wd@denx.de>

The default settings for RTC DS1337 keeps the OSC
output, 32,768 Hz, on. This add CFG_RTC_DS1337_NOOSC to
turn it off.
Signed-off-by: NJoakim Tjernlund <Joakim.Tjernlund@transmode.se>

Signed-off-by: NWolfgang Denk <wd@denx.de>

Signed-off-by: NWolfgang Denk <wd@denx.de>

Conflicts:

	common/cmd_bootm.c
	cpu/mpc8xx/cpu.c
Signed-off-by: NBartlomiej Sieka <tur@semihalf.com>

This patch changes the "usb storage" command to return success if it
finds a USB storage device, otherwise it returns error.
Signed-off-by: NMarkus Klotzbuecher <mk@denx.de>

Linux understands "host" (default), "peripheral" and "otg" (broken).
Though, U-Boot doesn't restrict dr_mode variable to these values (think
of renames in future).
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>
Signed-off-by: NKim Phillips <kim.phillips@freescale.com>

RTL8211B sets link state register after autonegotiation complete,
so with bootdelay=0 RTL8211B will report lack of the link.

To fix this, we should wait for aneg to complete, even if the
link is currently down.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>
Signed-off-by: NKim Phillips <kim.phillips@freescale.com>

device_type = "soc" is being deprecated, newer device trees will use
"fsl,soc" and/or "fsl,immr" for the soc nodes.

This patch also adds clock-frequency property for soc nodes (the same
value as bus-frequency).
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

With the original value of 1/2 clock cycle delay, the system ran relatively
stable except when we run benchmarks that are intensive users of memory.
When I run samba connected disk with a HDBENCH test, the system locks-up
or reboots sporadically.

Signed-off by: Joe D'Abbraccio <Joe.D'abbraccio@freescale.com>

The device trees for these boards describe PCI I/O as starting from
address zero from the device's perspective.

Placing I/O elsewhere may cause problems with certain PCI boards, and may
cause problems with Linux.
Signed-off-by: NScott Wood <scottwood@freescale.com>

At least on the "33MHz Pilot" board crystal is actually 33.3MHz.
This patch fixes "system time drifting" problem.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This is needed to update /choosen/linux,stdout-path properly.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Plus modify environment to use it and remove bootfile env variable,
it is internal and CONFIG_BOOTFILE is used for these purposes.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Current DDR setup easily causes memory corruption, this patch fixes it.

Also fix TIMING_CFG0_MRS_CYC definition.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This patch adds qe pario pins configuration for AD7843 ADC/Touchscreen
controller and FHCI (QE USB).
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This is needed for BCM PHYs to work on this board.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This patch adds basic support for Broadcom BCM5481 PHY.

RXD-RXC delay quirk comes from MPC8360E-RDK BSP source, author is
Peter Barada <peterb@logicpd.com>.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

PHY drivers will use it to setup software delay between RXD and RXC
signals.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This is primarily for the early console support.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

On the MPC8377ERDB: 2 SATA and 2 PCI-E.
On the MPC8378ERDB: 2 PCI-E
On the MPC8379ERDB: 4 SATA
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

This patch adds few routines to configure serdes on 837x targets.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

..plus get rid of some #ifdefs in the .c files.
Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Signed-off-by: NAnton Vorontsov <avorontsov@ru.mvista.com>

Signed-off-by: NGerald Van Baren <vanbaren@cideas.com>
Signed-off-by: NKim Phillips <kim.phillips@freescale.com>

There's no on-board RTC on the MPC8323ERDB, but there is an EEPROM.
Signed-off-by: NMichael Barkowski <michael.barkowski@freescale.com>
Acked-by: NKim Phillips <kim.phillips@freescale.com>

The following changes are based on kernel UCC ethernet performance:

1.  Make the CSB bus pipeline depth as 4, and enable the repeat mode
2.  Optimize transactions between QE and CSB.  Added CFG_SPCR_OPT
    switch to enable this setting.

The following changes are based on the App Note AN3369 and
verified to improve memory latency using LMbench:

3.  CS0_CONFIG[AP_n_EN] is changed from 1 to 0
4.  CS0_CONFIG[ODT_WR_CONFIG] set to 1.  Was a reserved setting
    previously.
5.  TIMING_CFG_1[WRREC] is changed from 3clks to 2clks  (based on
    Twr=15ns, and this was already the setting in DDR_MODE)
6.  TIMING_CFG_1[PRETOACT] is changed from 3clks to 2clks. (based on
    Trp=15ns)
7.  TIMING_CFG_1[ACTTOPRE] is changed from 9clks to 6clks. (based on
    Tras=40ns)
8.  TIMING_CFG_1[ACTTORW] is changed from 3clks to 2clks. (based on
    Trcd=15ns)
9.  TIMING_CFG_1[REFREC] changed from 21 clks to 11clks.  (based on
    Trfc=75ns)
10. TIMING_CFG_2[FOUR_ACT] is changed from 10 clks to 7clks.  (based
    on Tfaw=50ns)
11. TIMING_CFG_2[ADD_LAT] and DDR_MODE[AL] changed from 0 to 1 (based
    on CL=3 and WL=2).
Signed-off-by: NMichael Barkowski <michael.barkowski@freescale.com>
Acked-by: NKim Phillips <kim.phillips@freescale.com>