- 10 4月, 2016 13 次提交
-
-
由 Hans de Goede 提交于
musb_lowlevelinit(): if no device is plugged in / detected call musb_stop() to undo the preceding musb_start() call. Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Hans de Goede 提交于
The probe function of the musb host driver can be called multiple times. The code assumes that it can save the pointer to the allocated musb struct in the driver model priv_auto_alloc data, but this data gets free-ed on a probe failure or on removal, so we must save the pointer elsewhere. Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Steve Rae 提交于
Turn on the USB OTG clocks. Signed-off-by: NSteve Rae <srae@broadcom.com>
-
由 Sriram Dash 提交于
Changes the return type of fdt_usb_get_node_type from char* to int Signed-off-by: NSriram Dash <sriram.dash@nxp.com> Signed-off-by: NRajesh Bhagat <rajesh.bhagat@nxp.com>
-
由 Sriram Dash 提交于
Enables usb device-tree fixup code to incorporate xhci controller Signed-off-by: NRamneek Mehresh <ramneek.mehresh@nxp.com> Signed-off-by: NSriram Dash <sriram.dash@nxp.com>
-
由 Sriram Dash 提交于
Call fdt_usb_get_node_type() from fdt_fixup_usb_mode_phy_type() to avoid code duplication. Signed-off-by: NSriram Dash <sriram.dash@nxp.com> Signed-off-by: NRajesh Bhagat <rajesh.bhagat@nxp.com> Acked-by: NMarek Vasut <marex@denx.de>
-
由 Sriram Dash 提交于
Move usb device-tree fixup framework from ehci-fsl.c to common place so that it can be used by other drivers as well (xhci-fsl.c). Signed-off-by: NRamneek Mehresh <ramneek.mehresh@nxp.com> Signed-off-by: NSriram Dash <sriram.dash@nxp.com> Acked-by: NMarek Vasut <marex@denx.de>
-
由 Hans de Goede 提交于
The dm usb_kbd_remove function() will deregister the usb keyboard for us on a "usb reset" / "usb stop" so there is no need to manually call usb_kbd_deregister() in the dm case. This commit removes usb_kbd_deregister() in the dm case fixing the following "usb reset" errors: usb_kbd_remove: warning, ret=-6 device_remove: Device 'usb_kbd' failed to remove, but children are gone Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Mateusz Kulikowski 提交于
This commit fixes crash on BananaPi (and possibly others) casued by 3f9f8a5b. Crash reason: When no ops were passed to ehci_register(), USB host driver caused NULL pointer dereference. Signed-off-by: NMateusz Kulikowski <mateusz.kulikowski@gmail.com>
-
由 Purna Chandra Mandal 提交于
Enable MUSB host and USB storage support for Microchip PIC32MZ[DA] Starter Kit. Signed-off-by: NPurna Chandra Mandal <purna.mandal@microchip.com>
-
由 Purna Chandra Mandal 提交于
This driver adds support of PIC32 MUSB OTG controller as dual role device. It implements platform specific glue to reuse musb core. Signed-off-by: NCristian Birsan <cristian.birsan@microchip.com> Signed-off-by: NPurna Chandra Mandal <purna.mandal@microchip.com>
-
由 Purna Chandra Mandal 提交于
Definition of writes{bwlq}, reads{bwlq} are now added into arch specific asm/io.h. So removing them from driver to fix re-definition error Signed-off-by: NPurna Chandra Mandal <purna.mandal@microchip.com>
-
由 Purna Chandra Mandal 提交于
ARM defines __raw_writes[bwql], __raw_reads[bwql] in arch io.h but not the writes[bwql], reads[bwql] needed by some drivers. Signed-off-by: NPurna Chandra Mandal <purna.mandal@microchip.com>
-
- 07 4月, 2016 6 次提交
-
-
-
由 York Sun 提交于
LS2080A is the primary SoC, and LS2085A is a personality with AIOP and DPAA DDR. The RDB and QDS boards support both personality. By detecting the SVR at runtime, a single image per board can support both SoCs. It gives users flexibility to swtich SoC without the need to reprogram the board. Signed-off-by: NYork Sun <york.sun@nxp.com> CC: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> Reviewed-by: NPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
-
由 Qianyu Gong 提交于
Signed-off-by: NGong Qianyu <Qianyu.Gong@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Qianyu Gong 提交于
Signed-off-by: NGong Qianyu <Qianyu.Gong@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Wenbin Song 提交于
There is only one flash bank for ls1043aqds. Signed-off-by: NWenbin Song <wenbin.song@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Vincent Siles 提交于
This patch aims to fix the order of CSU slave index for the LS1021a board. Signed-off-by: NVincent Siles <vincent.siles@provenrun.com> Reviewed-by: NAlison Wang <alison.wang@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
- 06 4月, 2016 8 次提交
-
-
由 Ed Swarthout 提交于
When switching between the early and final mmu tables, the stack will get corrupted if the Non-Secure attribute is different. For ls1043a, this issue is currently masked because flush_dcache_all is called before the switch when CONFIG_SYS_DPAA_FMAN is defined. Signed-off-by: NEd Swarthout <Ed.Swarthout@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Shaohui Xie 提交于
When setting fixed-link property to DTS, the values should be converted with using cpu_to_fdt32 so that to have correct value on little endian Soc. Signed-off-by: NShaohui Xie <Shaohui.Xie@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Codrin Ciubotariu 提交于
Signed-off-by: NCodrin Ciubotariu <codrin.ciubotariu@nxp.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Codrin Ciubotariu 提交于
Some SerDes protocols might not enable all l2switch ports. In this case, these ports should not be configured to perform Rx/Tx operations. This also fixes an issue when flooded frames were also switched to disabled ports and frames start to accumulate, consuming memory and eventually causing head-of-line blocking for other frames. Signed-off-by: NCodrin Ciubotariu <codrin.ciubotariu@nxp.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Peng Fan 提交于
We can use phys_addr_to for esdhc_base to discard the #ifdef. Signed-off-by: NPeng Fan <van.freenix@gmail.com> Cc: York Sun <york.sun@nxp.com> Cc: Yangbo Lu <yangbo.lu@nxp.com> Cc: Eric Nelson <eric@nelint.com> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Pantelis Antoniou <panto@antoniou-consulting.com> Cc: Tom Rini <trini@konsulko.com> Reviewed-by: NTom Rini <trini@konsulko.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Peng Fan 提交于
Support Driver Model for fsl esdhc driver. 1. Introduce a new structure struct fsl_esdhc_priv 2. Refactor fsl_esdhc_initialize which is originally used by board code. - Introduce fsl_esdhc_init to be common usage for DM and non-DM - Introduce fsl_esdhc_cfg_to_priv to build the bridge for non-DM part. - The original API for board code is still there, but we use 'fsl_esdhc_cfg_to_priv' and 'fsl_esdhc_init' to serve it. 3. All the functions are changed to use 'struct fsl_esdhc_priv', except fsl_esdhc_initialize. 4. Since clk driver is not implemented, use mxc_get_clock to geth the clk and fill 'priv->sdhc_clk'. Has been tested on i.MX6UL 14X14 EVK board: " =>dm tree .... simple_bus [ + ] | `-- aips-bus@02100000 mmc [ + ] | |-- usdhc@02190000 mmc [ + ] | |-- usdhc@02194000 .... => mmc list FSL_SDHC: 0 (SD) FSL_SDHC: 1 (SD) " Signed-off-by: NPeng Fan <van.freenix@gmail.com> Cc: York Sun <york.sun@nxp.com> Cc: Yangbo Lu <yangbo.lu@nxp.com> Cc: Hector Palacios <hector.palacios@digi.com> Cc: Eric Nelson <eric@nelint.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Pantelis Antoniou <panto@antoniou-consulting.com> Cc: Simon Glass <sjg@chromium.org> Tested-By: NEric Nelson <eric@nelint.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Chris Packham 提交于
Claim the MPP pins for the NAND flash controller only when it's actually being used. This allows the pins to be shared with the SPI interface which already supports an equivalent on-access MPP reconfiguration. Reviewed-by: NMark Tomlinson <mark.tomlinson@alliedtelesis.co.nz> Signed-off-by: NChris Packham <judge.packham@gmail.com> Acked-by: NScott Wood <oss@buserror.net> Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Currently only chip-select 0 is supported by the kirkwood SPI driver. The Armada XP / 38x SoCs also use this driver and support multiple chip selects. This patch adds support for multiple CS on MVEBU. The register definitions are restructured a bit with this patch. Grouping them to the corresponding registers. Signed-off-by: NStefan Roese <sr@denx.de> Cc: Luka Perkov <luka.perkov@sartura.hr> Reviewed-by: NJagan Teki <jteki@openedev.com>
-
- 05 4月, 2016 13 次提交
-
-
-
由 Michal Simek 提交于
Enable EFI partition support for ZynqMP. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
PCS auto negotaiation bit should be enabled along with SGMII autonegotation enabled in phy. Signed-off-by: NSiva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
Add support of SGMII to TI phy dp838367 Enable the SGMII and PCS settings in phy control, CFG2 and BIST registers Signed-off-by: NSiva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
Return error from probe in case of invalid phy address. This fixes the issue of uboot crash if phy is not detected. Signed-off-by: NSiva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
preboot macro load the uEnv.txt from mmc 0 when bootmode is mmc. uenvcmd is executed after load of uEnv.txt if it is defined in the uEnv.txt env text file. The default importbootenv macro reads the uEnv.txt from mmc. Additional to this, usb_loadbootenv is added to support loading uEnv.txt from usb dev 0. Signed-off-by: NJason Wu <jason.wu.misc@gmail.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Enable FLASH_BAR for these targets to be in sync with all zynq boards. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Initial Ceva Sata init code. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Michal Simek 提交于
Handle all Xilinx ZynqMP boards with one fragment. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Read information about memory from DT. This patch simplify life with synchronization between DT and board files. dram_init() only needs maximum RAM size below 4GB that's why please sort banks in memory node. dram_init_banksize() copies memory setup to bi_dram[]. This will avoid reading information from DT twice. Memory test start/end were changed to DDR location to let memtest still compiled. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Simplify board config file. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
This option enable adding new platform suport just by adding defconfig and DTS file which will target generic configuration for SoC. Make no sense to extend Kconfig just create a pointer between DTS and configuration file. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Enabling writing files to FAT and EXT4 for USB. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-