1. 20 8月, 2013 5 次提交
  2. 19 8月, 2013 6 次提交
  3. 18 8月, 2013 1 次提交
  4. 17 8月, 2013 7 次提交
  5. 16 8月, 2013 20 次提交
  6. 15 8月, 2013 1 次提交
    • N
      ARM: omap3: Implement dpll5 (HSUSB clk) workaround for OMAP36xx/AM/DM37xx... · a704a6d6
      Naumann Andreas 提交于
      ARM: omap3: Implement dpll5 (HSUSB clk) workaround for OMAP36xx/AM/DM37xx according to errata sprz318e.
      
      In chapter 'Advisory 2.1 USB Host Clock Drift Causes USB Spec Non-compliance in Certain Configurations' of the TI Errata it is recommended to use certain div/mult values for the DPLL5 clock setup.
      So far u-boot used the old 34xx values, so I added the errata recommended values specificly for 36xx init only.
      Also, the FSEL registers exist no longer, so removed them from init.
      
      Tested this on a AM3703 board with 19.2MHz oscillator, which previously couldnt lock the dpll5 (kernel complained). As a consequence the EHCI USB port wasnt usable in U-Boot and kernel. With this patch, kernel panics disappear and USB working fine in u-boot and kernel.
      Signed-off-by: NAndreas Naumann <anaumann@ultratronik.de>
      [trini: Add extern to <asm/arch-omap3/clock.h>
      Signed-off-by: NTom Rini <trini@ti.com>
      a704a6d6