1. 24 12月, 2011 1 次提交
    • S
      tegra2: Plumb in SPI/UART switch code · a04eba99
      Simon Glass 提交于
      On Seaboard the UART and SPI interfere with each other. This causes the UART
      to receive spurious zero bytes after SPI transactions and also means that
      SPI can corrupt a few output characters when it starts up if they are still
      in the UART buffer.
      
      This updates the board to use the SPI/UART switch to avoid the problem.
      
      For now this feature is turned off since it needs changes to the NS16550
      UART to operate.
      Signed-off-by: NSimon Glass <sjg@chromium.org>
      Signed-off-by: NTom Warren <twarren@nvidia.com>
      a04eba99
  2. 10 12月, 2011 2 次提交
  3. 28 10月, 2011 2 次提交
  4. 16 7月, 2011 1 次提交
  5. 28 4月, 2011 2 次提交
  6. 21 2月, 2011 1 次提交
  7. 07 2月, 2011 1 次提交
  8. 25 10月, 2010 1 次提交
  9. 22 4月, 2010 1 次提交
  10. 13 4月, 2010 1 次提交
  11. 14 12月, 2000 1 次提交
  12. 13 11月, 2000 1 次提交