- 22 7月, 2015 2 次提交
-
-
由 Nikhil Badola 提交于
This adjusts (micro)frame length to appropriate value thus avoiding USB devices to time out over a longer run Signed-off-by: NNikhil Badola <nikhil.badola@freescale.com>
-
由 Ramneek Mehresh 提交于
Add support for DWC3 XHCI controller driver Signed-off-by: NRamneek Mehresh <ramneek.mehresh@freescale.com>
-
- 23 10月, 2014 1 次提交
-
-
由 WingMan Kwok 提交于
Add support of usb xhci. xHCI controls all USB speeds of the Host mode, that is, the SS through the SS PHY, as well as the HS, FS, and LS through the USB2 PHY. xHCI replaces and supersedes all previous host HCIs (HS-only EHCI, FS/LS OHCI and UHCI), and is therefore not backwards compatible with any of them. The USB3SS’s USB Controller is fully compliant with xHC. Acked-by: NVitaly Andrianov <vitalya@ti.com> Signed-off-by: NWingMan Kwok <w-kwok2@ti.com> Signed-off-by: NIvan Khoronzhuk <ivan.khoronzhuk@ti.com>
-
- 21 10月, 2013 1 次提交
-
-
由 Vivek Gautam 提交于
This adds driver layer for xHCI controller in Samsung's exynos5 soc. This interacts with xHCI host controller stack. Signed-off-by: NVikas C Sajjan <vikas.sajjan@samsung.com> Signed-off-by: NVivek Gautam <gautam.vivek@samsung.com> Cc: Julius Werner <jwerner@chromium.org> Cc: Simon Glass <sjg@chromium.org> Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Dan Murphy <dmurphy@ti.com> Cc: Marek Vasut <marex@denx.de>
-