- 20 7月, 2016 3 次提交
-
-
由 Hou Zhiqiang 提交于
If the PSCI and PPA is ready, skip the fixup for spin-table and waking secondary cores. Otherwise, change SMP method to spin-table, and the device node of PSCI will be removed. Signed-off-by: NHou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Hou Zhiqiang 提交于
This function assume that the d-cache and MMU has been enabled earlier, so it just created MMU table in main memory. But the assumption is not always correct, for example, the early setup is done in EL3, while enable_caches() is called when the PE has turned into another EL. Define the function mmu_setup() for fsl-layerscape to cover the weak one. Signed-off-by: NHou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 York Sun 提交于
Drop platform code to create static MMU tables. Use common framework to create MMU tables on the run. Tested on LS2080ARDB with secure and non-secure ram scenarios. Signed-off-by: NYork Sun <york.sun@nxp.com>
-
- 16 7月, 2016 1 次提交
-
-
由 York Sun 提交于
Secure_ram variable was put in generic global data. But only ARMv8 uses this variable. Move it to ARM specific data structure. Signed-off-by: NYork Sun <york.sun@nxp.com>
-
- 13 6月, 2016 1 次提交
-
-
由 Sriram Dash 提交于
Adds get_svr and IS_SVR_REV helpers for ARMv8 platforms, similar to PPC and ARMv7. Signed-off-by: NSriram Dash <sriram.dash@nxp.com> Signed-off-by: NRajesh Bhagat <rajesh.bhagat@nxp.com>
-
- 11 6月, 2016 1 次提交
-
-
由 Yunhui Cui 提交于
The SP805-WDT module on LS2080A requires configuration of PMU's PCTBENR register to enable watchdog counter decrement and reset signal generation. The watchdog clock needs to be enabled first. Signed-off-by: NYunhui Cui <yunhui.cui@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
- 18 5月, 2016 1 次提交
-
-
由 Alison Wang 提交于
As the issue about the stack will get corrupted when switching between the early and final mmu tables is fixed by commit 70e21b06, the workaround to flush dcache is unnecessary and should be removed. Signed-off-by: NAlison Wang <alison.wang@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
- 07 4月, 2016 1 次提交
-
-
由 York Sun 提交于
LS2080A is the primary SoC, and LS2085A is a personality with AIOP and DPAA DDR. The RDB and QDS boards support both personality. By detecting the SVR at runtime, a single image per board can support both SoCs. It gives users flexibility to swtich SoC without the need to reprogram the board. Signed-off-by: NYork Sun <york.sun@nxp.com> CC: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> Reviewed-by: NPrabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
-
- 22 3月, 2016 1 次提交
-
-
由 Alexander Graf 提交于
With commit 7985cdf7 we converted all systems except for the Layerscape SoCs to the generic descriptor table based page table setup. On the Layerscape SoCs however, we just provide an empty table stub and do the setup ourselves. To reserve enough memory for the tables, we need to override the default counting mechanism which would end up with an empty table because we have no maps. Fixes: 7985cdf7Reported-by: NYork Sun <york.sun@nxp.com> CC: Alison Wang <alison.wang@nxp.com> CC: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> Signed-off-by: NAlexander Graf <agraf@suse.de> Tested-by: NYork Sun <york.sun@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
- 16 3月, 2016 1 次提交
-
-
由 Alexander Graf 提交于
By now the code to only have a single page table level with 64k page size and 42 bit address space is no longer used by any board in tree, so we can safely remove it. To clean up code, move the layerscape mmu code to the new defines, removing redundant field definitions. Signed-off-by: NAlexander Graf <agraf@suse.de>
-
- 15 12月, 2015 2 次提交
-
-
由 York Sun 提交于
MC and debug server are not board-specific. Move reserving memory to SoC file, using the new board_reserve_ram_top function. Reduce debug server memory by 2MB to make room for secure memory. In the system with MC and debug server, the top of u-boot memory is not the end of memory. PRAM is not used for this reservation. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
DDR has been set as secure in MMU tables. Non-secure master such as SDHC DMA cannot access data correctly. Mixing secure and non- secure MMU entries requirs the MMU tables themselves in secure memory. This patch moves MMU tables into a secure DDR area. Early MMU tables are changed to set DDR as non-secure. A new table is added into final MMU tables so secure memory can have 2MB granuality. gd->secure_ram tracks the location of this secure memory. For ARMv8 SoCs, the RAM base is not zero and RAM is divided into several banks. gd->secure_ram needs to be maintained before using. This maintenance is board-specific, depending on the SoC and memory bank of the secure memory falls into. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
- 01 12月, 2015 3 次提交
-
-
由 Prabhakar Kushwaha 提交于
If the core runs at higher than x3 speed of the platform, there is possiblity about sev instruction to getting missed by other cores. This is because of SoC Run Control block may not able to sample the EVENTI(Sev) signals. Configure Run Control and EPU to periodically send out EVENTI signals to wake up A57 cores. Signed-off-by: NPrabhakar Kushwaha <prabhakar@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 Alison Wang 提交于
For most device addresses excution shouldn't be allowed. Revise the MMU table to enforce execute-never bits. OCRAM, DDR and IFC are allowed for excution. Signed-off-by: NYork Sun <yorksun@freescale.com> Signed-off-by: NAlison Wang <alison.wang@freescale.com> Reported-by: NZhichun Hua <zhichun.hua@freescale.com>
-
由 Prabhakar Kushwaha 提交于
LS2080A is a prime personality of Freescale’s LS2085A. It is a non-AIOP personality without support of DP-DDR, L2 switch, 1588, PCIe endpoint etc. So renaming existing LS2085A code base to reflect LS2080A (Prime personality) Signed-off-by: NPratiyush Mohan Srivastava <pratiyush.srivastava@freescale.com> Signed-off-by: NPrabhakar Kushwaha <prabhakar@freescale.com> [York Sun: Dropped #ifdef in cpu.c for cpu_type_list] Reviewed-by: NYork Sun <yorksun@freescale.com>
-
- 30 10月, 2015 3 次提交
-
-
由 Shaohui Xie 提交于
Signed-off-by: NHou Zhiqiang <B48286@freescale.com> Signed-off-by: NShaohui Xie <Shaohui.Xie@freescale.com> Signed-off-by: NMingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: NGong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 Mingkai Hu 提交于
Freescale LayerScape with Chassis Generation 2 is a set of SoCs with ARMv8 cores and 2rd generation of Chassis. Signed-off-by: NLi Yang <leoli@freescale.com> Signed-off-by: NHou Zhiqiang <B48286@freescale.com> Signed-off-by: NMingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: NGong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 Mingkai Hu 提交于
There are two LS series processors are built on ARMv8 Layersacpe architecture currently, LS2085A and LS1043A. They are based on ARMv8 core although use different chassis, so create fsl-layerscape to refactor the common code for the LS series processors which also paves the way for adding LS1043A platform. Signed-off-by: NMingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: NHou Zhiqiang <B48286@freescale.com> Signed-off-by: NGong Qianyu <Qianyu.Gong@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
- 02 9月, 2015 1 次提交
-
-
由 Alison Wang 提交于
This patch rewrites MMU translation table entries. To start, all table entries are written as "invalid", then "device-ngnrnr" and "normal" are written to the entries to enable access to specific addresses. Signed-off-by: NAlison Wang <alison.wang@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com>
-
- 21 7月, 2015 3 次提交
-
-
由 Zhichun Hua 提交于
When final MMU table is setup in DDR, TCR attributes must match those of the memroy for cacheability and shareability. Signed-off-by: NZhichun Hua <zhichun.hua@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 Prabhakar Kushwaha 提交于
This patch adds support to print out the SoC personality. Freescale LS20xx SoCs (compliant to Chassis-3 specifications) can have 6 personalities: LS2045AE, LS2045A, LS2080AE, LS2080A, LS2085AE and LS2085A Signed-off-by: Bhupesh Sharma <bhupesh.sharma at freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar at freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
DDR speed should be in MT/s, not MHz. Signed-off-by: York Sun <yorksun at freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar at freescale.com>
-
- 24 4月, 2015 1 次提交
-
-
由 Yangbo Lu 提交于
This patch adds esdhc support for ls2085a. Signed-off-by: NYangbo Lu <yangbo.lu@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com>
-
- 23 4月, 2015 5 次提交
-
-
由 Bhupesh Sharma 提交于
This patch adds support to print out the Reset Configuration Word information. Signed-off-by: NBhupesh Sharma <bhupesh.sharma@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 Minghuan Lian 提交于
Add support of SerDes framework for Layerscape Architecture. - Add support of 2 SerDes block - Add SerDes protocol parsing and detection - Create table of SerDes protocol supported by LS2085A Signed-off-by: NPrabhakar Kushwaha <prabhakar@freescale.com> Signed-off-by: NMinghuan Lian <Minghuan.Lian@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
During booting, IFC is mapped to low region. After booting up, IFC is remapped to high region for larger space. The environmental variables are also stored at high region. In order to read the variables during booting, a virtual mapping is required. Cache was enabled for entire IFC space before. Actually the first two entries are big enough (4MB) to cover the boot code and environmental variables. Remove extra entries. Move OCRAM entry out of ifdef. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 pankaj chauhan 提交于
Add support for reset_cpu() by asserting RESET_REQ_B. Signed-off-by: Npankaj chauhan <pankaj.chauhan@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
The timer clock is system clock divided by 4, not fixed 12MHz. This is common to the SoC, not board specific. Primary core is fixed when u-boot still runs in board_f. Secondary cores are fixed by reading a variable set by u-boot. Signed-off-by: NYork Sun <yorksun@freescale.com> CC: Mark Rutland <mark.rutland@arm.com>
-
- 22 4月, 2015 2 次提交
-
-
由 Prabhakar Kushwaha 提交于
Freescale's Layerscape Management Complex (MC) provide support various objects like DPRC, DPNI, DPBP and DPIO. Where: DPRC: Place holdes for other MC objectes like DPNI, DPBP, DPIO DPBP: Management of buffer pool DPIO: Used for used to QBMan portal DPNI: Represents standard network interface These objects are used for DPAA ethernet drivers. Signed-off-by: NJ. German Rivera <German.Rivera@freescale.com> Signed-off-by: NLijun Pan <Lijun.Pan@freescale.com> Signed-off-by: NStuart Yoder <stuart.yoder@freescale.com> Signed-off-by: NGeoff Thorpe <Geoff.Thorpe@freescale.com> Signed-off-by: NHaiying Wang <Haiying.Wang@freescale.com> Signed-off-by: NCristian Sovaiala <cristian.sovaiala@freescale.com> Signed-off-by: Npankaj chauhan <pankaj.chauhan@freescale.com> Signed-off-by: NPrabhakar Kushwaha <prabhakar@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 Bhupesh Sharma 提交于
The Debug Server driver is responsible for loading the Debug server FW on the Service Processor (Cortex-A5 core) on LS2085A like SoCs and then polling for the successful initialization of the same. TOP MEM HIDE is adjusted to ensure the space required by Debug Server FW is accounted for. MC uses the DDR area which is calculated as: MC DDR region start = Top of DDR - area reserved by Debug Server FW Signed-off-by: NBhupesh Sharma <bhupesh.sharma@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
- 25 2月, 2015 4 次提交
-
-
由 J. German Rivera 提交于
Upgrade Manage Complex (MC) flib API to 0.5.2. Rename directory fsl_mc to fsl-mc. Change the fsl-mc node in Linux device tree from "fsl,dprcr" to "fsl-mc". Print MC version info when appropriate. Signed-off-by: NJ. German Rivera <German.Rivera@freescale.com> Signed-off-by: NLijun Pan <Lijun.Pan@freescale.com> Reviewed-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
FSL-LSCH3 platforms can have multiple DDR clocks. LS2085A has one clock for general DDR controlers, and another clock for DP-DDR. DDR driver needs to change to support multiple clocks. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
Flushing L3 cache in CCN-504 requries d-cache to be disabled. Using assembly function to guarantee stack is not used before flushing is completed. Timeout is needed for simualtor on which CCN-504 is not implemented. Return value can be checked for timeout situation. Change bootm.c to disable dcache instead of simply flushing, required by flushing L3. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
由 York Sun 提交于
According to hardware implementation, a single outer shareable global coherence group is defined. Inner shareable has not bee enabled. Signed-off-by: NYork Sun <yorksun@freescale.com>
-
- 25 9月, 2014 1 次提交
-
-
由 York Sun 提交于
Secondary cores need to be released from holdoff by boot release registers. With GPP bootrom, they can boot from main memory directly. Individual spin table is used for each core. Spin table and the boot page is reserved in device tree so OS won't overwrite. Signed-off-by: NYork Sun <yorksun@freescale.com> Signed-off-by: NArnab Basu <arnab.basu@freescale.com>
-
- 03 7月, 2014 2 次提交
-
-
由 J. German Rivera 提交于
Adding support to load and start the Layerscape Management Complex (MC) firmware. First, the MC GCR register is set to 0 to reset all cores. MC firmware and DPL images are copied from their location in NOR flash to DDR. MC registers are updated with the location of these images. Deasserting the reset bit of MC GCR register releases core 0 to run. Core 1 will be released by MC firmware. Stop bits are not touched for this step. U-boot waits for MC until it boots up. In case of a failure, device tree is updated accordingly. The MC firmware image uses FIT format. Signed-off-by: NJ. German Rivera <German.Rivera@freescale.com> Signed-off-by: NYork Sun <yorksun@freescale.com> Signed-off-by: NLijun Pan <Lijun.Pan@freescale.com> Signed-off-by: NShruti Kanetkar <Shruti@Freescale.com>
-
由 York Sun 提交于
Freescale LayerScape with Chassis Generation 3 is a set of SoCs with ARMv8 cores and 3rd generation of Chassis. We use different MMU setup to support memory map and cache attribute for these SoCs. MMU and cache are enabled very early to bootst performance, especially for early development on emulators. After u-boot relocates to DDR, a new MMU table with QBMan cache access is created in DDR. SMMU pagesize is set in SMMU_sACR register. Both DDR3 and DDR4 are supported. Signed-off-by: NYork Sun <yorksun@freescale.com> Signed-off-by: NVarun Sethi <Varun.Sethi@freescale.com> Signed-off-by: NArnab Basu <arnab.basu@freescale.com>
-