- 20 8月, 2020 1 次提交
-
-
由 Michal Simek 提交于
Zynq/ZynqMP/Versal IPs should be possible to called also from Microblaze in PL and vice versa. That's why change dependencies and do not limit enabling just for some platforms. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NHeiko Schocher <hs@denx.de>
-
- 29 7月, 2020 1 次提交
-
-
由 Stefan Bosch 提交于
Changes in relation to FriendlyARM's U-Boot nanopi2-v2016.01: - driver changed to DM. - pinctrl-driver/dt is used now instead of configuring the mmc I/O-pins in the mmc-driver. - nexell_dwmmc_ofdata_to_platdata() reworked, i.e. valid default values are used now (where possible) and the appropriate if-blocks have been removed. - new dt-property "mmcboost" is used now instead of "CONFIG_BOOST_MMC" which was not defined anywhere. Signed-off-by: NStefan Bosch <stefan_b@posteo.net>
-
- 30 6月, 2020 1 次提交
-
-
由 Marcel Ziswiler 提交于
Move CONFIG_PXA_MMC_GENERIC to Kconfig. Signed-off-by: NMarcel Ziswiler <marcel@ziswiler.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 26 6月, 2020 1 次提交
-
-
由 Tom Rini 提交于
This converts the following to Kconfig: CONFIG_ARM_PL180_MMCI Signed-off-by: NTom Rini <trini@konsulko.com>
-
- 15 6月, 2020 1 次提交
-
-
由 Yangbo Lu 提交于
When eSDHC operates at 3.3v, damage can accumulate in an internal level shifter at a higher than expected rate. The faster the interface runs, the more damage accumulates. This issue now is found on LX2160A eSDHC1 for only SD card. The hardware workaround is recommended to use an on-board level shifter that is 1.8v on SoC side and 3.3v on SD card side. For boards without hardware workaround, this option could be enabled, ensuring 1.8v IO voltage and disabling eSDHC if no card. This option assumes no hotplug, and u-boot has to make all the way to to linux to use 1.8v UHS-I speed mode if has card. If you do not want the workaround for better user experience, of course you can choose to not select it running eSDHC in unsafe mode. Signed-off-by: NYangbo Lu <yangbo.lu@nxp.com> Acked-by: NPeng Fan <peng.fan@nxp.com>
-
- 16 5月, 2020 1 次提交
-
-
由 Trevor Woerner 提交于
Have this symbol follow the pattern of all other such symbols. Signed-off-by: NTrevor Woerner <twoerner@gmail.com>
-
- 22 4月, 2020 1 次提交
-
-
由 Marek Vasut 提交于
The R-Car SDHI DMA controller has various restrictions. To work around those restrictions without falling back to PIO, implement bounce buffer with custom alignment check function which tests for those limitations. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Cc: Masahiro Yamada <yamada.masahiro@socionext.com> Cc: Peng Fan <peng.fan@nxp.com> Cc: Simon Glass <sjg@chromium.org> Cc: Tom Rini <trini@konsulko.com>
-
- 09 3月, 2020 1 次提交
-
-
由 Arthur Li 提交于
Initial DesignWare based DM support for Cortina Access CAxxxx SoCs. Signed-off-by: NArthur Li <arthur.li@cortina-access.com> Signed-off-by: NAlex Nemirovsky <alex.nemirovsky@cortina-access.com>
-
- 16 1月, 2020 2 次提交
-
-
由 Joel Johnson 提交于
Fix typo in description of MMC_QUIRKS config option. Signed-off-by: NJoel Johnson <mrjoel@lixil.net>
-
由 Yangbo Lu 提交于
The eSDHC reference clocks should be provided by speed.c in arch/. And we do not need CONFIG_FSL_ESDHC_USE_PERIPHERAL_CLK option to select which clock to use. Because we can make the driver to select the periperhal clock which is better (provides higher frequency) automatically if its value is provided by speed.c. This patch is to drop this option and make driver to select clock automatically. Also fix peripheral clock calculation issue in fsl_lsch2_speed.c/fsl_lsch3_speed.c. Signed-off-by: NYangbo Lu <yangbo.lu@nxp.com>
-
- 15 1月, 2020 1 次提交
-
-
由 Giulio Benetti 提交于
Add compatible "fsl,imxrt-usdhc" to make mmc working on i.MXRT platforms with CONFIG_DM_MMC=y. Signed-off-by: NGiulio Benetti <giulio.benetti@benettiengineering.com>
-
- 25 10月, 2019 1 次提交
-
-
由 Weijie Gao 提交于
This patch adds mmc support for MediaTek MT7620/MT7628 SoCs. Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com>
-
- 10 10月, 2019 1 次提交
-
-
由 Arun Parameswaran 提交于
Add SDHCI driver for iProc family of Broadcom devices. Signed-off-by: NCorneliu Doban <corneliu.doban@broadcom.com> Signed-off-by: NPramod Kumar <pramod.kumar@broadcom.com> Signed-off-by: NPavithra Ravi <pavithra.ravi@broadcom.com> Signed-off-by: NBharat Kumar Reddy Gooty <bharat.gooty@broadcom.com> Signed-off-by: NVladimir Olovyannikov <vladimir.olovyannikov@broadcom.com> Signed-off-by: NArun Parameswaran <arun.parameswaran@broadcom.com>
-
- 08 10月, 2019 1 次提交
-
-
This patch moves CONFIG_ZYNQ_HISPD_BROKEN to Kconfig Signed-off-by: NSiva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
- 12 9月, 2019 1 次提交
-
-
由 Yinbo Zhu 提交于
NXP fsl_esdhc controller supports two reference clocks: platform clock and peripheral clock Peripheral clock can provide higher clock frequency which is required to be used for tuning of SD UHS mode and eMMC HS200/HS400 modes. Peripheral clock is enabled by default by defining config option FSL_ESDHC_USE_PERIPHERAL_CLK if eMMC HS200/HS400 modes are supported. Signed-off-by: NYinbo Zhu <yinbo.zhu@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
- 05 9月, 2019 1 次提交
-
-
由 Eddie James 提交于
Add support for the Aspeed SD host controller engine. Signed-off-by: NEddie James <eajames@linux.ibm.com> Reviewed-by: NCédric Le Goater <clg@kaod.org>
-
- 24 8月, 2019 1 次提交
-
-
由 Adam Ford 提交于
This converts the following to Kconfig: CONFIG_FSL_USDHC Signed-off-by: NAdam Ford <aford173@gmail.com> [trini: Add IMX8M, TARGET_S32V234EVB to FSL_USDHC list] Signed-off-by: NTom Rini <trini@konsulko.com>
-
- 10 8月, 2019 1 次提交
-
-
由 Trent Piepho 提交于
This is a configuration option specific to the tegra controller. Doing it this way makes it show up directly under the tegra controller option, indented one level, as "Disable external clock loopback". The way it is now, it shows up at the end of the controller list, not indented, as if it's some kind of generic MMC configuration option. Cc: Marcel Ziswiler <marcel.ziswiler@toradex.com> Cc: Simon Glass <sjg@chromium.org> Cc: Jaehoon Chung <jh80.chung@samsung.com> Cc: Tom Warren <twarren@nvidia.com> Signed-off-by: NTrent Piepho <tpiepho@impinj.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Acked-by: NMarcel Ziswiler <marcel.ziswiler@toradex.com> Signed-off-by: NTom Warren <twarren@nvidia.com>
-
- 09 8月, 2019 1 次提交
-
-
由 Faiz Abbas 提交于
Select SPL_HS200_SUPPORT if SPL_HS400_SUPPORT is selected as is being done for the U-boot case. Signed-off-by: NFaiz Abbas <faiz_abbas@ti.com> Reviewed-by: NPeng Fan <peng.fan@nxp.com>
-
- 17 7月, 2019 2 次提交
-
-
由 Faiz Abbas 提交于
Add support in the driver for handling phy specific registers. Signed-off-by: NFaiz Abbas <faiz_abbas@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Faiz Abbas 提交于
Sync the sdhci0 node from kernel. This changes the compatible that is required to be there in the driver. Change the same for the SD card node which is not yet supported in kernel. This also syncs the main_pmx0 node as a side effect. Also change the name of the driver to match the compatible in kernel. Signed-off-by: NFaiz Abbas <faiz_abbas@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
- 15 7月, 2019 2 次提交
-
-
由 Peng Fan 提交于
eMMC 5.1+ supports HS400 Enhances Strobe mode without the need for tuning procedure. The flow is as following: - set HS_TIMIMG (Highspeed) - Host change freq to <= 52Mhz - set the bus width to Enhanced strobe and DDR8Bit(CMD6), EXT_CSD[183] = 0x86 instead of 0x80 - set HS_TIMING to 0x3 (HS400) - Host change freq to <= 200Mhz - Host select HS400 enhanced strobe complete Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
由 Bhargav Shah 提交于
This patch rewrites MMC SPI driver using U-Boot DM framework and get it's working on SiFive Unleashed board. Signed-off-by: NBhargav Shah <bhargavshah1988@gmail.com> Signed-off-by: NAnup Patel <anup.patel@wdc.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> Tested-by: NBin Meng <bmeng.cn@gmail.com>
-
- 13 7月, 2019 1 次提交
-
-
由 Ezequiel Garcia 提交于
The SPL_MMC_TINY implements feature-reduced MMC support on SPL, and as such, it's more consistent and convenient to find it as part of the SPL configuration. Signed-off-by: NEzequiel Garcia <ezequiel@collabora.com>
-
- 23 6月, 2019 1 次提交
-
-
由 Yangbo Lu 提交于
The fsl_esdhc driver was for Freescale eSDHC on MPC83XX/MPC85XX initially. The later QoriQ series PowerPC processors (which were evolutions of MPC83XX/MPC85XX), QorIQ series ARM processors, and i.MX series processors were using this driver for their eSDHCs too. For the two series processors, the eSDHCs are becoming more and more different. We should have split it into two drivers, like them (sdhci-of-esdhc.c/sdhci-esdhc-imx.c) in linux kernel. This patch is just to create a fsl_esdhc_imx driver which is a copy of fsl_esdhc driver for i.MX processors. We will convert i.MX processors to use fsl_esdhc_imx, and clean up the two drivers separately in the future patches. Signed-off-by: NYangbo Lu <yangbo.lu@nxp.com> Tested-by: NSteffen Dirkwinkel <s.dirkwinkel@beckhoff.com> Reviewed-by: NPeng Fan <peng.fan@nxp.com> Reviewed-by: NMartyn Welch <martyn.welch@collabora.com>
-
- 05 5月, 2019 1 次提交
-
-
由 Alex Kiernan 提交于
This converts the following to Kconfig: CONFIG_SUPPORT_EMMC_BOOT As requested by Michal Simek <michal.simek@xilinx.com>, these boards have no eMMC so CONFIG_SUPPORT_EMMC_BOOT has not been migrated: xilinx_zynqmp_zc1275_revB xilinx_zynqmp_zc1751_xm018_dc4 xilinx_zynqmp_zc1751_xm019_dc5 xilinx_zynqmp_zcu100_revC xilinx_zynqmp_zcu102_rev1_0 xilinx_zynqmp_zcu102_revA xilinx_zynqmp_zcu102_revB xilinx_zynqmp_zcu104_revA xilinx_zynqmp_zcu104_revC xilinx_zynqmp_zcu106_revA xilinx_zynqmp_zcu111_revA Signed-off-by: NAlex Kiernan <alex.kiernan@gmail.com> Acked-by: NLukasz Majewski <lukma@denx.de> Acked-by: NPatrick Delaunay <patrick.delaunay@st.com> Acked-by: NRamon Fried <ramon.fried@gmail.com> Reviewed-by: NAndy Shevchenko <andriy.shevchenko@linux.intel.com> Tested-by: NSébastien Szymanski <sebastien.szymanski@armadeus.com>
-
- 03 5月, 2019 1 次提交
-
-
由 Faiz Abbas 提交于
The Standard Host Controller Interface (SDHCI) specification version 3.00 adds support for Advanced DMA (ADMA) for both 64 and 32 bit widths of DMA. ADMA2 uses a table of descriptors for aggregating DMA requests. This significantly improves read and write throughput. Add Support for the same. Signed-off-by: NFaiz Abbas <faiz_abbas@ti.com>
-
- 18 4月, 2019 1 次提交
-
-
由 Eugeniy Paltsev 提交于
Add the DM_MMC-compatible DesignWare MMC driver support for Synopsys ARC devboards. It is created to switch ARC devboards to use DM_MMC. It required information such as clocks (Bus Interface Unit clock, Card Interface Unit clock) and SDIO bus width. Signed-off-by: NEugeniy Paltsev <Eugeniy.Paltsev@synopsys.com> Signed-off-by: NAlexey Brodkin <abrodkin@synopsys.com>
-
- 19 1月, 2019 1 次提交
-
-
由 Philipp Tomsich 提交于
The bounce buffer is used by a few drivers (most of the MMC drivers) to overcome limitations in their respective DMA implementation. This moves the configuration to Kconfig and makes it user-selectable (even though it will be a required feature to make those drivers work): the expected usage is for drivers depending on this to 'select' it unconditionally from their respective Kconfig (see follow-up patches). This commit includes a full migration using moveconfig.py to ensure that each commit compiles. To ensure bisectability we update dependencies of various drivers to now select BOUNCE_BUFFER when needed. [trini: Squash all patches to ensure bisectability] Signed-off-by: NTom Rini <trini@konsulko.com> Signed-off-by: NPhilipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Otavio Salvador <otavio@ossystems.com.br> [dw_mmc portion] Reviewed-by: Fabio Estevam <festevam@gmail.com> [mxsmmc portion] Reviewed-by: Simon Glass <sjg@chromium.org> [tegra portion]
-
- 19 12月, 2018 1 次提交
-
-
由 Paul Burton 提交于
Add driver for the JZ47xx MSC controller. Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Signed-off-by: NPaul Burton <paul.burton@imgtec.com> Signed-off-by: NMarek Vasut <marek.vasut@gmail.com> Signed-off-by: NEzequiel Garcia <ezequiel@collabora.com> Reviewed-by: NMarek Vasut <marex@denx.de>
-
- 29 11月, 2018 1 次提交
-
-
由 Weijie Gao 提交于
This patch adds MT7623 host controller driver for accessing SD/MMC. Cc: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com> Signed-off-by: NRyder Lee <ryder.lee@mediatek.com> Tested-by: NMatthias Brugger <matthias.bgg@gmail.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 22 11月, 2018 1 次提交
-
-
由 Vasily Khoruzhick 提交于
Allwinner A64 has new mode but doesn't have a mode switch in CCM, and CCM_MMC_CTRL_MODE_SEL_NEW is not defined, so compilation fails if MMC_SUNXI_HAS_NEW_MODE is enabled Introduce new MMC_SUNXI_HAS_MODE_SWITCH option to be able to ifdef usage of CCM_MMC_CTRL_MODE_SEL_NEW Signed-off-by: NVasily Khoruzhick <anarsoul@gmail.com> Reviewed-by: NJagan Teki <jagan@openedev.com> [jagan: update commit message] Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com> # Amarula A64-Relic
-
- 16 10月, 2018 1 次提交
-
-
由 Michal Simek 提交于
Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex™-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. The patch is adding necessary infrastructure in place without enabling platform which is done in separate patch. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
- 11 9月, 2018 2 次提交
-
-
由 Lokesh Vutla 提交于
AM654 has an arasan sdhci controller and a mmc phy attached to it. Add basic support for K3 specific arasan sdhci controller. Cc: Jaehoon Chung <jh80.chung@samsung.com> Reviewed-by: NTom Rini <trini@konsulko.com> Signed-off-by: NLokesh Vutla <lokeshvutla@ti.com>
-
由 Peng Fan 提交于
Add HS400 support. Selecting HS400 needs first select HS200 according to spec, so use a dedicated function for HS400. Add HS400 related macros. Remove the restriction of only using the low 6 bits of EXT_CSD_CARD_TYPE, using all the 8 bits. Signed-off-by: NPeng Fan <peng.fan@nxp.com> Cc: Jaehoon Chung <jh80.chung@samsung.com> Cc: Jean-Jacques Hiblot <jjhiblot@ti.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Kishon Vijay Abraham I <kishon@ti.com> Cc: Faiz Abbas <faiz_abbas@ti.com> Cc: Marek Vasut <marex@denx.de> Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
- 11 7月, 2018 1 次提交
-
-
由 Thomas Fitzsimmons 提交于
Add support for loading U-Boot on the Broadcom 7445 SoC. This port assumes Broadcom's BOLT bootloader is acting as the second stage bootloader, and U-Boot is acting as the third stage bootloader, loaded as an ELF program by BOLT. Signed-off-by: NThomas Fitzsimmons <fitzsim@fitzsim.org> Cc: Stefan Roese <sr@denx.de> Cc: Tom Rini <trini@konsulko.com> Cc: Florian Fainelli <f.fainelli@gmail.com>
-
- 24 5月, 2018 1 次提交
-
-
由 Alex Kiernan 提交于
Convert CONFIG_SUPPORT_EMMC_RPMB to Kconfig. Split the command handling from the underlying support and expose this through CMD_MMC_RPMB. Signed-off-by: NAlex Kiernan <alex.kiernan@gmail.com>
-
- 08 5月, 2018 1 次提交
-
-
由 Jaehoon Chung 提交于
Add the MMC_TRACE config in Kconfig. Signed-off-by: NJaehoon Chung <jh80.chung@samsung.com>
-
- 22 4月, 2018 1 次提交
-
-
由 Marek Vasut 提交于
Add Kconfig entry for SH MMCIF driver. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> Cc: Jaehoon Chung <jh80.chung@samsung.com>
-
- 12 4月, 2018 1 次提交
-
-
由 Marek Vasut 提交于
Add Kconfig entry for the Renesas SDHI variant of the controller and split the Makefile entries accordingly. Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com> Cc: Jaehoon Chung <jh80.chung@samsung.com> Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
-