- 09 5月, 2019 3 次提交
-
-
由 Jagan Teki 提交于
Add initial support for Nanopc T4 board. Specification - Rockchip RK3399 - Dual-Channel 4GB LPDDR3-1866 - SD card slot - 16GB eMMC - RTL8211E 1Gbps - AP6356S WiFI/BT - HDMI In/Out, DP, MIPI DSI/CSI, eDP - USB 3.0, 2.0 - USB Type C power and data - GPIO expansion ports - DC 12V/2A Commit details of rk3399-nanopc-t4.dts sync from Linux 5.1-rc2: "arm64: dts: rockchip: Add NanoPC-T4 IR receiver" (sha1: 95658e21b1707ad7844f873db2fdaa295109a5a3) Tested-by: NDaniel Gröber <dxld@darkboxed.org> Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Add initial support for Nanopi M4 board. Specification - Rockchip RK3399 - Dual-Channel 4GB LPDDR3-1866 - SD card slot - eMMC socket - RTL8211E 1Gbps - AP6356S WiFI/BT - HDMI In/Out, DP, MIPI DSI/CSI - USB 3.0 x4 - USB Type C power and data - GPIO1, GPIO2 expansion ports - DC5V/3A Commit details of rk3399-nanopi-m4.dts sync from Linux 5.1-rc2: "arm64: dts: rockchip: Refine nanopi4 differences" (sha1: c62ffaf5026d0b7633e62b2cea8450b5543c349a) Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com> Reviewed-by: NPhilipp Tomsich <philipp.tomsich@theobroma-systems.com>
-
由 Jagan Teki 提交于
Attaching GPIO functionality to SDMMC0_DET pin (which does in Linux base dts) make dwmmc driver "fail to detect the card". Card did not respond to voltage select! It may be because the existing driver can't support gpio card detection. So, change the pinctrl functionality from RK_FUNC_GPIO to RK_FUNC_1 like other rk3399 dts does via sdmmc_cd pin. Cc: Robin Murphy <robin.murphy@arm.com> Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
- 08 5月, 2019 37 次提交
-
-
由 Jagan Teki 提交于
Sync rk3399-nanopi4.dtsi from Linux 5.1-rc2 tag. Linux commit details about the rk3399-nanopi4.dtsi sync: "arm64: dts: rockchip: Add nanopi4 bluetooth" (sha1: 3e2f0bb72be36aa6c14ee7f11ac4dd8014801030) Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Few SPL and U-Boot proper configs are common to all rk3399 target defconfigs, move them and select it from platform kconfig. Moved configs: - SPL_ATF - SPL_ATF_NO_PLATFORM_PARAM if SPL_ATF - SPL_LOAD_FIT - SPL_CLK if SPL - SPL_PINCTRL if SPL - SPL_RAM if SPL - SPL_REGMAP if SPL - SPL_SYSCON if SPL - CLK - FIT - PINCTRL - RAM - REGMAP - SYSCON - DM_PMIC - DM_REGULATOR_FIXED Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Add default SPL_FIT_GENERATOR py script for rockchip platforms if specific target enabled SPL_LOAD_FIT. So, this would help get rid of explicitly mentioning the default SPL FIT generator in defconfigs. however some targets, like puma_rk3399 still require their own FIT generator so in those cases the default will override with defconfig defined generator. Reviewed-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
To make successful build with dts(i) files syncing from Linux 5.1-rc2 the rk3399.dtsi would require pwm2_pin_pull_down. So, sync the pwm2_pin_pull_down node from Linux 5.1-rc2. Since this node is strictly not part of any commit alone, I have mentioned Linux 5.1-rc2 tag for future reference of where would this sync coming from. Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
CONFIG_SPL_TEXT_BASE was available in configs/rk3399_common.h when the OrangePI rk3399 board supported during first version patch. But, later below change which move this config into Kconfig and same has been merged in mainline tree. "configs: move CONFIG_SPL_TEXT_BASE to Kconfig" (sha1: f89d6133) Unfortunately, the maintainer applied the initial version patch, instead of looking for next version changes. Fix it by adding SPL_TEXT_BASE in orangepi-rk3399 defconfig. Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Now we have - board specific -u-boot.dtsi files for board specific u-boot dts changes. - soc specific rk3399-u-boot.dtsi for soc specific u-boot dts changes. So, include the rk3399-u-boot-dtsi on respective board -u-boot.dtsi and drop the properties which are globally available in rk3399-u-boot.dtsi Right now rk3399-u-boot.dtsi has sdmmc, spi1 u-boot,dm-pre-reloc property and more properties and nodes can be move further based on the requirements. This would fix, the -u-boot.dtsi inclusion for evb, firefly, puma boards that was accidentally merged on below commit. "rockchip: dts: rk3399: Create initial rk3399-u-boot.dtsi" (sha1: e05b4a4f) Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Add u-boot,dm-pre-reloc property for spi1, so-that the subsequent rk3399 boards which boot from SPI. This help to separate the u-boot specific properties away from base dts files so-that the Linux sync become easy and meaningful. Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
Devicetree files in RK3399 platform is synced from Linux, like other platforms does. Apart from these u-boot in rk3399 would also require some u-boot specific node like dmc. dmc node has big chunk of DDR timing parameters which are specific to specific board, and maintained with rk3399-sdram*.dtsi. So, create board specific -u-boot.dtsi files and move these sdram dtsi files accordingly. This would help of maintain u-boot specific changes separately without touching Linux dts(i) files which indeed easy for syncing from Linux between releases. These board specific -u-boot.dtsi can be extendible to add more u-boot specific nodes or properties in future. Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Jagan Teki 提交于
- Sometimes u-boot specific dtsi files are included automatically which would build for entire rockchip SoC, even-though the respective dtsi should used it for specific family of rockchip SoC. - Sometimes u-boot specific dts nodes or properties can use config macros from respective rockchip family include/configs files, example CONFIG_SPL_PAD_TO. So, it's better to compile the dtbs based on the respective rockchip family types rather than rockchip itself to avoid compilation issues. This patch organize the existing dtb's based on the rockchip family types. Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Reviewed-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
Only some Soc need Schmitter feature, so move the implementation into their own files. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
As the mux/pull/drive feature implement at own file, the type and label are not necessary. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
RK3288 pmu_gpio0 pull setting have no higher 16 writing corresponding bits, need to read before write the register. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
As the common set_mux func(), implement the feature at the own file for each Soc. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
RK3288 pmu_gpio0 drive strength setting have no higher 16 writing corresponding bits, need to read before write the register. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
As the common set_mux func(), implement the feature at the own file for each Soc. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
RK3288 pmu_gpio0 iomux setting have no higher 16 writing corresponding bits, need to read before write the register. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
Such as rk3288's pins of pmu_gpio0 are a special feature, which have no higher 16 writing corresponding bits, use common set_mux() func would introduce more code, so implement their set_mux() in each Soc's own file to reduce the size of code. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
Some files have the redundant spaces, remove them. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 David Wu 提交于
Some Socs use the pull-pin-default config param, need to add it. And input-enable/disable config params are not necessary, remove it. Signed-off-by: NDavid Wu <david.wu@rock-chips.com> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
This reverts commit 50298091. This is a superseded version, revert this to apply new patch set. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Simon Glass 提交于
Enable sound for this board, which has the same codec as jerry. Signed-off-by: NSimon Glass <sjg@chromium.org> Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
The SPL is now running at SDRAM, and 0x10000 is used by BL31, and the ARM SPL do not support relocate now, we need reserved 0x50000 so that it won't overwrite the code when we load the bl31 to target space. We should remove this after we enable the relocate feature. The SPL need malloc 0x9000 for MMC as buffer used for transfer data to IRAM(The EMMC DMA can not transfer data to IRAM directly). Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
Init the ddr sdram in TPL instead of SPL, update the code. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Tested-by: NAndy Yan <andy.yan@rock-chips.com>
-
由 Kever Yang 提交于
Rockchip platform suppose to use TPL(run in SRAM) as dram init and SPL(run in DDR SDRAM) as pre-loader, so that the SPL would not be limited by SRAM size. This patch add rk3399-board-tpl.c and its common configs. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
We don't have both sram and sdram in TPL, so update from: arch/arm/cpu/armv8/u-boot-spl.lds Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
Let's use rockchip timer before stimer patches can be merged. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
The iomux should have been set in board_debug_uart_init(), do not set in board_init_f(), remove it. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
evb-px5 has only 1 CS, update for it. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Tested-by: NAndy Yan <andy.yan@rock-chips.com>
-
由 Kever Yang 提交于
The CONFIG_ROCKCHIP_SPL_RESERVE_IRAM is for SPL only, add condition to limit it not affect TPL. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
Add options to support TPL. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
Use larger space for load bl31 in SPL Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Tested-by: NAndy Yan <andy.yan@rock-chips.com>
-
由 Kever Yang 提交于
TPL need dmc to init ddr sdram, and emmc, boot-order. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Tested-by: NAndy Yan <andy.yan@rock-chips.com>
-
由 Kever Yang 提交于
evb-rk3368 is using UART2 and PX5 evb is using UART4 Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Tested-by: NAndy Yan <andy.yan@rock-chips.com>
-
由 Kever Yang 提交于
Enable all the options for TPL/SPL and OPTEE. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
Detail of step by step to bring up the board with OP-TEE support. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
Prefer to use default setting like other SoCs. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-
由 Kever Yang 提交于
When we use DM_SERIAL for serial driver, we need enable the dts node for the debug console. Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
-