- 04 4月, 2013 1 次提交
-
-
由 Stephen Warren 提交于
Apparently, CONFIG_SYS_HZ must be 1000. Change this, and fix the timer driver to conform to this. Have the timer implementation export a custom API get_timer_us() for use by the BCM2835 MMC API, which needs us resolution for a HW workaround. Signed-off-by: NStephen Warren <swarren@wwwdotorg.org>
-
- 29 3月, 2013 1 次提交
-
-
由 Albert ARIBAUD 提交于
Conflicts: drivers/spi/tegra20_sflash.c include/fdtdec.h lib/fdtdec.c
-
- 28 3月, 2013 11 次提交
-
-
由 Vincent Stehlé 提交于
The _start symbol is already relocated, so do not add the relocation the second time in c_runtime_cpu_setup. This fixes e.g. the abort exception handling path, which ended in double fault due to bad address in VBAR. Signed-off-by: NVincent Stehlé <v-stehle@ti.com> Reported-by: NLubomir Popov <lpopov@mm-sol.com>
-
由 R Sricharan 提交于
The 'XN' execute never bit is set in the pagetables. This will prevent speculative prefetches to non executable regions. But the domain permissions are set as master in the DACR register. So the pagetable attribute for 'XN' is not effective. Change the permissions to client. This fixes lot of speculative prefetch aborts seen on OMAP5 secure devices. Signed-off-by: NR Sricharan <r.sricharan@ti.com> Tested-by: NVincent Stehle <v-stehle@ti.com> Cc: Vincent Stehle <v-stehle@ti.com> Cc: Tom Rini <trini@ti.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net>
-
由 R Sricharan 提交于
Introduce a weak version of dram_bank_setup function to allow a platform specific function. This is used in the subsequent patch to setup dram region without 'XN' attribute in order to enable the region under client permissions. Signed-off-by: NR Sricharan <r.sricharan@ti.com> Cc: Vincent Stehle <v-stehle@ti.com> Cc: Tom Rini <trini@ti.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net>
-
由 Vincent Stehlé 提交于
We declare the set_section_dcache function globally in the cache header, for later use by e.g. machine specific code. Signed-off-by: Vincent Stehlé <v-stehle <at> ti.com> Cc: Tom Rini <trini <at> ti.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net>
-
由 Veli-Pekka Peltola 提交于
As I am no longer working for Bluegiga I will pass apx4devkit maintenance to Lauri. Signed-off-by: NVeli-Pekka Peltola <veli-pekka.peltola@iki.fi> Acked-by: NLauri Hintsala <lauri.hintsala@bluegiga.com>
-
由 Steven Stallion 提交于
Signed-off-by: NSteven Stallion <sstallion@gmail.com> Cc: Tom Rini <trini@ti.com> Reviewed-by: NTom Rini <trini@ti.com>
-
由 Tom Rini 提交于
The ext4write command was taking the in-memory address and filename path in reverse order from the rest of the filesystem read and write commands. This corrects the order to be the same as fatload, etc. Signed-off-by: NTom Rini <trini@ti.com>
-
由 Matt Porter 提交于
usleep_range() is a Linux facility, ignore it when udelay() is encountered. Signed-off-by: NMatt Porter <mporter@ti.com>
-
由 Tom Rini 提交于
While the kernel mainly uses pr_debug(...), etc, for debug messages, we use debug(...). Add this to the list of logFunctions so that they are correctly checked (and not warned against) for long string literals. Signed-off-by: NTom Rini <trini@ti.com>
-
由 Tom Rini 提交于
This is not called outside of env_callback.c so mark static, remove from <env_callback.h> Cc: Joe Hershberger <joe.hershberger@ni.com> Signed-off-by: NTom Rini <trini@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Stephen Warren 提交于
This allows: MAKEALL -s tegra to replace: MAKEALL -s tegra20 -s tegra30 -s tegra114 The following also works: MAKEALL -s tegra -s omap Signed-off-by: NStephen Warren <swarren@nvidia.com>
-
- 26 3月, 2013 19 次提交
-
-
由 Albert ARIBAUD 提交于
-
由 Albert ARIBAUD 提交于
-
由 Tom Warren 提交于
Tested on my Dalmore E1611 board, eMMC and SD-Card work fine, can load a kernel off of an SD card OK, card detect works, and the env is now stored in eMMC (end of the 2nd 'boot' sector, same as Tegra20/30). Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Tom Warren 提交于
T114 requires SD bus power-rail bringup for the SDIO card on SDMMC3. Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Tom Warren 提交于
SDIO1 (the SD-card slot on Dalmore) needs to have its pads setup before the MMC driver is added. Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Tom Warren 提交于
Took these values directly from the kernel dts files. Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Turn on SPI in dalmore config file Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add driver for tegra114 SPI controller. This controller is not compatible with either the tegra20 or tegra30 controllers, so it requires a new driver. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Dalmore has a SPI flash part attached to controller 4, so enable controller 4 and set to 25MHz. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add nodes for t114 SPI controller hardware Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add node for apbdma controller hardware. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add "nvidia,tegra114-spi" to represent t114 SPI controller hardware. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add support for Winbond W25Q32DW 32Mbit part Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Add a common interface to fdt based SPI drivers. Each driver is represented by a table entry in fdt_spi_drivers[]. If there are multiple SPI drivers in the table, the first driver to return success from spi_init() will be registered as the SPI driver. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Make the tegra20 SPI driver similar to the tegra30 (and soon to be tegra114) SPI drivers in preparation of common fdt SPI driver front end. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Move register structs from headers into .c files and use common name. This is in preparation of making common fdt front end for SPI drivers. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Remove non fdt support from tegra20 and tegra30 SPI drivers in preparation of new common fdt based SPI driver front end. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
Rename tegra SPI drivers to tegra20_flash and tegra20_slink in preparation for commonization and addition of tegra114_spi. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
由 Allen Martin 提交于
This feature was only used for tegra20 seaboard that had a pinmux conflict on the SPI pins. These boards were never manufactured, so remove this support to clean up SPI driver. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NTom Warren <twarren@nvidia.com> Reviewed-by: NStephen Warren <swarren@nvidia.com>
-
- 25 3月, 2013 8 次提交
-
-
由 Albert ARIBAUD 提交于
-
由 Peter Korsgaard 提交于
Gets rid of warnings from omap_gpio: ERROR : check_gpio: invalid GPIO -1 (and undefined behaviour as the -1 error code is interpreted as gpio value) Signed-off-by: NPeter Korsgaard <peter.korsgaard@barco.com>
-
由 Peter Korsgaard 提交于
Let mmc_getcd() return true and mmc_getwp() false if mmc driver doesn't provide handlers for them. Signed-off-by: NPeter Korsgaard <peter.korsgaard@barco.com> [trini: Add braces around first if test in each case to fix warning] Signed-off-by: NTom Rini <trini@ti.com>
-
由 Tom Rini 提交于
All of these platforms have memory starting at 0x80000000, so this is the correct CONFIG_STANDALONE_LOAD_ADDR for all of them. Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NTom Rini <trini@ti.com>
-
由 Tom Rini 提交于
Tested-by: NRao Bodapati <rao@circuitco.com> Signed-off-by: NTom Rini <trini@ti.com>
-
由 Matt Porter 提交于
Add TI814X EVM board directory, config file, and MAINTAINERS entry. Enable build. Signed-off-by: NMatt Porter <mporter@ti.com> Reviewed-by: NTom Rini <trini@ti.com> [trini: Adapt to recent omap_hsmmc requirements, Matt re-tested] Signed-off-by: NTom Rini <trini@ti.com>
-
由 Matt Porter 提交于
TI814X requires the same quirks as AM33XX to be enabled. Signed-off-by: NMatt Porter <mporter@ti.com> Reviewed-by: NTom Rini <trini@ti.com>
-
由 Matt Porter 提交于
TI814x has a 192MHz hsmmc reference clock. Select that clock rate when building for TI814x. Signed-off-by: NMatt Porter <mporter@ti.com>
-