- 26 11月, 2016 24 次提交
-
-
由 Simon Glass 提交于
At present we have a single rk3288-based Chromebook: chromebook_jerry. But all such Chromebooks can use the same binary with only device-tree differences. The family name is 'veyron', so rename the files accordingly. Also update the device-tree filename since this currently differs from Linux. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Adjust jerry to use of-platdata like other rk3288 boards. This reduces the SPL size enough that it boots again. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Check whether a display device is in use before using it. Add a comment as to why two displays cannot currently be used at the same time. This allows us to remove the device-tree change that disables vopb on jerry. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Mark a display as in use when display_enable() is called. This can avoid a display being used by multiple video-output devices. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Sometimes the frame buffer is not a multiple of the cache line size. Adjust the cache-flushing code to avoid cache warnings/errors in this case. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
This is an uncommon error but we may as well have a debug() message when it happens. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
This is not currently implemented. Add support for this so that the Chrome OS EC can be used on jerry. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Allow this driver to be used with of-platdata on rk3288. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Some boards may want to use these subsystems with of-platdata in SPL. Add support for this by avoiding any device tree access in this case. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
The current code assumes that the devices are ordered corresponding to their alias value. But (for example) video1 can come before video0 in the device tree. Correct this, by always looking for device 0 first. After that we can fall back to finding the first available device. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Fix a few code style nits in stdio_get_by_name(). Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
This board always boots from SPI, so update the code to support that with of-platdata. The boot source is not currently available with of-platdata. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
This code incorrectly uses the oscillator. It should use the clock selected in the device tree. Signed-off-by: NSimon Glass <sjg@chromium.org> Fixes: 135aa950 (clk: convert API to match reset/mailbox style)
-
由 Simon Glass 提交于
This code currently always selects the second source. It only worked because both sources are set up. With the change to only init video devices that are present in the stdout environment variable, this fails. Fix it. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
add fix regulator node for usb vbus power control. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
usb host vbus power is using gpio fix regulator, enable it. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
rk3036 using dwc2 usb controller, need enable relate configs for it. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
PWM_ROCKCHIP need to enable for PWM regulator, this config is missing during rebase and new patch set in previous submission. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Kever Yang 提交于
The size dram node need to be deduced by the same amount of reserved space. Signed-off-by: NKever Yang <kever.yang@rock-chips.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Andreas Färber 提交于
UART,s -> UARTs, to avoid this spreading via copy&paste. Signed-off-by: NAndreas Färber <afaerber@suse.de> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Andreas Färber 提交于
Sort rk3036 before rk3288. Signed-off-by: NAndreas Färber <afaerber@suse.de> Acked-by: NSimon Glass <sjg@chromium.org>
-
由 Keerthy 提交于
Currently the specific set ops functions are directly called without any check for min/max current limits for a regulator. Check for them and proceed. Signed-off-by: NKeerthy <j-keerthy@ti.com> Fixed checking of current limits: Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Keerthy 提交于
Currently the specific set ops functions are directly called without any check for voltage limits for a regulator. Check for them and proceed. Signed-off-by: NKeerthy <j-keerthy@ti.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Fixed checking of voltate limits: Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Keerthy 提交于
In case we want to force a particular value on a regulator irrespective of the min/max constraints for testing purposes one can call regulator_set_value_force function. Signed-off-by: NKeerthy <j-keerthy@ti.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 22 11月, 2016 16 次提交
-
-
由 Jagan Teki 提交于
Add Jagan and Maxime as Maintainers for SUNXI Signed-off-by: NJagan Teki <jagan@openedev.com> Acked-by: NMaxime Ripard <maxime.ripard@free-electrons.com>
-
-
由 Radu Bacrau 提交于
This commit adds support for the Macronix MX66U51235F, MX66L1G45G and Micron MT25QU02G, MT25QL02G flash parts. Signed-off-by: NRadu Bacrau <dumitru.bacrau@intel.com> Cc: Chin Liang See <clsee@altera.com> Cc: Radu Bacrau <radu.bacrau@gmail.com> [Update proper commit header and 80-line cut on body] Reviewed-by: NJagan Teki <jagan@openedev.com>
-
由 Tom Rini 提交于
Starting with the changes to fix USB host on am57xx/am43xx we stopped using usb_otg_ss1/related stuff and but we hadn't been enabling the relevant options to cause the warnings until just recently. Fixes: 55efadde (ARM: AM57xx: AM43xx: Fix USB host) Fixes: a48d687c (configs: am57xx: Enable download gadget) Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Yann E. MORIN 提交于
Currently, the fastboot item in menuconfig is a comment followed by a boolean option withan empty prompt, followed by a menu: *** FASTBOOT *** [*] Fastboot support ---> This is not "nice-looking" at all... Change the logic to make the boolean option a "menuconfig" rather than a mere "config", so that all dependent options gets groupped under a menu. The layout is now: *** FASTBOOT *** [*] Fastboot support ---> Signed-off-by: N"Yann E. MORIN" <yann.morin.1998@free.fr> Cc: Simon Glass <sjg@chromium.org> Reviewed-by: NSimon Glass <sjg@chromium.org> Tested-by: NSimon Glass <sjg@chromium.org>
-
由 Adam Ford 提交于
The previous partition table did not support a separate device tree and the kernel size was limited to 4MB. This update shows the location of the device tree (labeled as spl-os) for those who want to use Falcon Mode or use U-Boot to store the Flattened Device Tree (FDT) to NAND without appending it to the kernel. This also grows the kernel to 6MB since 4MB was becomming tight Signed-off-by: NAdam Ford <aford173@gmail.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Adam Ford 提交于
Commit ("2cd1ff84: OMAP3_LOGIC: Setup defconfig to enable SPL and NAND booting") accidentally enabled FIT support. This patch removes the FIT support. Signed-off-by: NAdam Ford <aford173@gmail.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Adam Ford 提交于
The memory map defined in commit ("49c7303f: OMAP3: Enable SPL on omap3_logic) was used by a copy-paste of another board without fully understanding how the map works in Falcon mode. This patch undoes the customization and uses the default SPL Memory Map for OMAP3. When building the uImage, set LOADADDR=0x82000000 and Falcon mode should properly load. Signed-off-by: NAdam Ford <aford173@gmail.com> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Cédric Schieli 提交于
Raspberry firmware used to pass a FDT blob at a fixed address (0x100), but this is not true anymore. The address now depends on both the memory size and the blob size [1]. If one wants to passthrough this FDT blob to the kernel, the most reliable way is to save its address from the r2/x0 register in the U-Boot entry point and expose it in a environment variable for further processing. This patch just does this: - save the provided address in the global variable fw_dtb_pointer - expose it in ${fdt_addr} if it points to a a valid FDT blob There are many different ways to use it. One can, for example, use the following script which will extract from the tree the command line built by the firmware, then hand over the blob to a previously loaded kernel: fdt addr ${fdt_addr} fdt get value bootargs /chosen bootargs bootz ${kernel_addr_r} - ${fdt_addr} Alternatively, users relying on sysboot/pxe can simply omit any FDT statement in their extlinux.conf file, U-Boot will automagically pick ${fdt_addr} and pass it to the kernel. [1] https://www.raspberrypi.org/forums//viewtopic.php?f=107&t=134018Signed-off-by: NCédric Schieli <cschieli@gmail.com> Acked-by: NStephen Warren <swarren@nvidia.com>
-
由 Cédric Schieli 提交于
Implement a hook to allow boards to save boot-time CPU state for later use. When U-Boot is chain-loaded by another bootloader, CPU registers may contain useful information such as system configuration information. This feature mirrors the equivalent ARMv7 feature. Signed-off-by: NCédric Schieli <cschieli@gmail.com> Acked-by: NStephen Warren <swarren@nvidia.com>
-
由 Andrew Duda 提交于
Remove the need to explicitly add SHA/RSA pairings. Invalid SHA/RSA pairings will still fail on verify operations when the hash length is longer than the key length. Follow the same naming scheme "checksum,crytpo" without explicitly defining the string. Indirectly adds support for "sha1,rsa4096" signing/verification. Signed-off-by: NAndrew Duda <aduda@meraki.com> Signed-off-by: Naduda <aduda@meraki.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Andrew Duda 提交于
Cut down on the repetition of algorithm information by defining separate checksum and crypto structs. image_sig_algos are now simply pairs of unique checksum and crypto algos. Signed-off-by: NAndrew Duda <aduda@meraki.com> Signed-off-by: Naduda <aduda@meraki.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Andrew Duda 提交于
Padding verification was done against static SHA/RSA pair arrays which take up a lot of static memory, are mostly 0xff, and cannot be reused for additional SHA/RSA pairings. The padding can be easily computed according to PKCS#1v2.1 as: EM = 0x00 || 0x01 || PS || 0x00 || T where PS is (emLen - tLen - 3) octets of 0xff and T is DER encoding of the hash. Store DER prefix in checksum_algo and create rsa_verify_padding function to handle verification of a message for any SHA/RSA pairing. Signed-off-by: NAndrew Duda <aduda@meraki.com> Signed-off-by: Naduda <aduda@meraki.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Andrew Duda 提交于
checksum_algo's pad_len field isn't actually used to store the length of the padding but the total length of the RSA key (msg_len + pad_len) Signed-off-by: NAndrew Duda <aduda@meraki.com> Signed-off-by: Naduda <aduda@meraki.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tom Rini 提交于
With the move to arch/arm/mach-omap2 there are now very few uses of CONFIG_OMAP_COMMON and further they can all be replaced with CONFIG_ARCH_OMAP2, so do so. Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Tom Rini 提交于
This moves what was in arch/arm/cpu/armv7/omap-common in to arch/arm/mach-omap2 and moves arch/arm/cpu/armv7/{am33xx,omap3,omap4,omap5} in to arch/arm/mach-omap2 as subdirectories. All refernces to the former locations are updated to the current locations. For the logic to decide what our outputs are, consolidate the tests into a single config.mk rather than including 4. Signed-off-by: NTom Rini <trini@konsulko.com>
-