- 25 5月, 2016 5 次提交
-
-
由 Chen-Yu Tsai 提交于
The newer chips use a newer display pipeline, which is not supported. Signed-off-by: NChen-Yu Tsai <wens@csie.org> Reviewed-by: NHans de Goede <hdegoede@redhat.com> Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Chen-Yu Tsai 提交于
A83T, H3, and A64 have a dedicated pin for card detect on the PF pingroup. This is used in all designs. Set it as the default. Signed-off-by: NChen-Yu Tsai <wens@csie.org> Reviewed-by: NHans de Goede <hdegoede@redhat.com> Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Chen-Yu Tsai 提交于
In most other places, we sort SoC descriptions by family (sunXi) first, then by the chip name (A20). Signed-off-by: NChen-Yu Tsai <wens@csie.org> Reviewed-by: NHans de Goede <hdegoede@redhat.com> Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
由 Chen-Yu Tsai 提交于
The user should always select an SoC variant to support. Not choosing one doesn't make sense for a bootloader. Signed-off-by: NChen-Yu Tsai <wens@csie.org> Reviewed-by: NHans de Goede <hdegoede@redhat.com> Signed-off-by: NHans de Goede <hdegoede@redhat.com>
-
-
- 24 5月, 2016 1 次提交
-
-
git://git.denx.de/u-boot-net由 Tom Rini 提交于
Signed-off-by: NTom Rini <trini@konsulko.com> Conflicts: drivers/net/zynq_gem.c
-
- 25 5月, 2016 21 次提交
-
-
由 Dan Murphy 提交于
The code assumed that if the interface is not RGMII configured then it must be SGMII configured. This device has the ability to support most of the MII interfaces. Therefore add the helper for SGMII and only configure the device if the interface is configured for SGMII. Signed-off-by: NDan Murphy <dmurphy@ti.com> Reviewed-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Add a helper to phy.h to identify whether the phy is configured for SGMII all variables. Signed-off-by: NDan Murphy <dmurphy@ti.com> Reviewed-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NMichal Simek <michal.simek@xilinx.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Move the phy_interface_is_rgmii to the phy.h file for all phy's to be able to use the API. This now aligns with the Linux kernel based on commit e463d88c36d42211aa72ed76d32fb8bf37820ef1 Signed-off-by: NDan Murphy <dmurphy@ti.com> Reviewed-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NMichal Simek <michal.simek@xilinx.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Not all devices use the same internal delay or fifo depth. Add the ability to set the internal delay for rx or tx and the fifo depth via the devicetree. If the value is not set in the devicetree then set the delay to the default. If devicetree is not used then use the default defines within the driver. Signed-off-by: NDan Murphy <dmurphy@ti.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Add the device tree bindings and the accompanying documentation for the TI DP83867 Giga bit ethernet phy driver. The original document was from: [commit 2a10154abcb75ad0d7b6bfea6210ac743ec60897 from the Linux kernel] Signed-off-by: NDan Murphy <dmurphy@ti.com> Reviewed-by: NMugunthan V N <mugunthanvnm@ti.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Add the ability to pass the phy-handle node offset to the phy driver. This allows the phy driver to access the DT subnode's data and parse accordingly. Signed-off-by: NDan Murphy <dmurphy@ti.com> Tested-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Dan Murphy 提交于
Add the ability to read the phy-handle node of the cpsw slave. Upon reading this handle the phy-id can be stored based on the reg node in the DT. The phy-handle also needs to be stored and passed to the phy to access any phy data that is available. Signed-off-by: NDan Murphy <dmurphy@ti.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Enable eth driver model for dra74_evm as cpsw supports driver model. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Enable eth driver model for am437x_sk_evm as cpsw supports driver model. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Enable eth driver model for am437x_gp_evm as cpsw supports driver model. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Fix typo error for cpsw device name with proper device address Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Add syscon node to cpsw device node to read mac address from efuse. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Add syscon node to cpsw device node to read mac address from efuse. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Different TI platforms has to read with different combination to get the mac address from efuse. So add support to read mac address based on machine/device compatibles. The code is taken from Linux drivers/net/ethernet/ti/cpsw-common.c done by Tony Lindgren. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Since dra7x platforms address bus is define as 64 bits to support LAPE, fdtdec_get_addr() returns a invalid address for mdio based and gmii_sel register address. Fixing this by using fdtdec_get_addr_size_auto_noparent() which will derive address cell and size cell from its parent. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Add platforms specific phy mode configuration bits to be used to configure phy mode in control module. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
On some boards number of slaves can be 1 when only one port ethernet is pinned out. So do not break when slave_index and num slaves check fails, instead continue to parse the next child. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Since omap's spl doesn't support DM currently, do not define DM_ETH for spl build. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NTom Rini <trini@konsulko.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Mugunthan V N 提交于
Provide an api to check whether the given device or machine is compatible with the given compat string which helps in making decisions in drivers based on device or machine compatible. Idea taken from Linux. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Reviewed-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Kevin Smith 提交于
The previous mv88e61xx driver was a driver for configuring the switch, but did not integrate with the PHY/networking system, so it could not be used as a PHY by U-boot. This is a complete rework to support this device as a PHY. Signed-off-by: NKevin Smith <kevin.smith@elecsyscorp.com> Acked-by: NPrafulla Wadaskar <prafulla@marvell.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Stefan Roese <sr@denx.de> Cc: Marek Vasut <marex@denx.de> Acked-by: NJoe Hershberger <joe.hershberger@ni.com>
-
由 Kevin Smith 提交于
No boards are using this driver. Remove in preparation for a new driver with integrated PHY support. Signed-off-by: NKevin Smith <kevin.smith@elecsyscorp.com> Acked-by: NJoe Hershberger <joe.hershberger@ni.com> Cc: Prafulla Wadaskar <prafulla@marvell.com> Cc: Albert ARIBAUD <albert.u.boot@aribaud.net> Cc: Stefan Roese <sr@denx.de> Cc: Marek Vasut <marex@denx.de>
-
- 24 5月, 2016 13 次提交
-
-
-
-
由 Michal Simek 提交于
Extending Kconfig for adding new platform is a lot of work for nothing. Setting SYS_CONFIG_NAME directly in Kconfig and remove all dependencies on TARGET_ZYNQ_* options including SPL. As a side-effect it also remove custom init folder for ps7_init_gpl.* files. Folder is chosen based on device-tree file. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
The patch "net: phy: do not read configuration register on reset" (sha1: a058052c) was causing regression on zynq zc702 board where Marwell 88e1118 phy was resetted after negotiation was setup. Phy reset is done pretty early in phy_connect_dev() and doens't need to be called again in phy code. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Fix zynq_gem driver to handle error from phy_config correctly. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Add function boot_get_fpga() which find and load bitstream to programmable logic if fpga entry is present. Function is supported on Xilinx devices for full and partial bitstreams in BIN and BIT format. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Remove additional blankline in image.h
-
由 Michal Simek 提交于
Propagate error code from genphy_update_link() to phy startup(). Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NStephen Warren <swarren@nvidia.com>
-
由 Michal Simek 提交于
Return -ETIMEDOUT if timeout happens. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NStephen Warren <swarren@nvidia.com>
-
由 Michal Simek 提交于
Handle error returned by phy_startup() properly. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NStephen Warren <swarren@nvidia.com>
-
由 Michal Simek 提交于
Add FIT_FPGA_PROP that user can identify an optional entry for fpga. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Michal Simek 提交于
Trivial patch. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
ZynqMP is using fixed clocks now that's why enabling it to be available for drivers. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Support RAM and MMC boot mode in SPL also with SPL_FIT images. In MMC boot mode two boot options are available: 1) Boot flow with ATF(EL3) and full U-Boot(EL2): aarch64-linux-gnu-objcopy -O binary bl31.elf bl31.bin mkimage -A arm64 -O linux -T kernel -C none -a 0xfffe5000 -e 0xfffe5000 -d bl31.bin atf.ub cp spl/boot.bin <sdcard fat partition> cp atf.ub <sdcard fat partition> cp u-boot.bin <sdcard fat partition> 2) Boot flow with full U-Boot(EL3): cp spl/boot.bin <sdcard> cp u-boot*.img <sdcard> 3) emmc boot mode dd if=/dev/zero of=sd.img bs=1024 count=1024 parted sd.img mktable msdos parted sd.img mkpart p fat32 0% 100% kpartx -a sd.img mkfs.vfat /dev/mapper/loop0p1 mount /dev/mapper/loop0p1 /mnt/ cp spl/boot.bin /mnt cp u-boot.img /mnt cp u-boot.bin /mnt cp atf.ub /mnt umount /dev/mapper/loop0p1 kpartx -d sd.img cp sd.img /tftpboot/ and program it via u-boot tftpb 10000 sd.img mmcinfo mmc write 10000 0 $filesize mmc rescan mmc part ls mmc 0 psu_init() function contains low level SoC setup generated for every HW design by Xilinx design tools. xil_io.h is only supporting file to fix all dependencies from tools. The same solution was used on Xilinx Zynq. The patch also change CONFIG_SYS_INIT_SP_ADDR to the end of OCM which stays at the same location all the time. Bootrom expects starting address to be at 0xfffc0000 that's why this address is SPL_TEXT_BASE. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-