- 07 6月, 2016 4 次提交
-
-
由 Dirk Eibach 提交于
There is a new "intempo" compression type that can be reported on startup. Signed-off-by: NDirk Eibach <dirk.eibach@gdsys.cc> Reviewed-by: NTom Rini <trini@konsulko.com>
-
由 Peter Howard 提交于
Signed-off-by: NPeter Howard <phoward@gme.net.au>
-
由 Ed Swarthout 提交于
Fixes: => ext2ls scsi 0:1 ** Bad device scsi 0:1 ** for boards which use the scsi legacy driver (such as ls1043ardb). Signed-off-by: NEd Swarthout <Ed.Swarthout@nxp.com> Tested-by: NGeorge McCollister <george.mccollister@gmail.com> Acked-by: NSimon Glass <sjg@chromium.org>
-
git://git.denx.de/u-boot-usb由 Tom Rini 提交于
Modified: configs/ls1012afrdm_qspi_defconfig configs/ls1012aqds_qspi_defconfig configs/ls1012ardb_qspi_defconfig include/configs/ls1012afrdm.h include/configs/ls1012aqds.h include/configs/ls1012ardb.h Signed-off-by: NTom Rini <trini@konsulko.com>
-
- 06 6月, 2016 17 次提交
-
-
-
由 Michal Simek 提交于
For boards which have more devices it is necessary to extend malloc space. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Nand and QSPI are not defined now but this will be extended. Based on selected bootmode boot_targets are rewritten. Patch also contains detection if variables are saved. If yes don't rewrite boot_targets variable. Also move variable setup to the end of file because SCSI needs to be defined before others macros are using it. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NAlexander Graf <agraf@suse.de>
-
由 Alexander Graf 提交于
When the CONFIG_BOOTP_SERVERIP option is set, we ignore all dhcp values for the tftp server and use our own serverip and file name instead. This is usually not what we want and I doubt it's set for a good reason on ZynqMP. It definitely hurts if we want to support uEFI PXE boot on it. So just remove the option for now. Signed-off-by: NAlexander Graf <agraf@suse.de> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Simplify zcu102 board file by moving CONFIG_AHCI enabling to common file. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Enable support for RAM based FIT images read by SPL. Empty function for now to keep compiler happy. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Setup flag when default environment are used to be able to rewrite default distro boot variables based on SoC boot mode. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Reviewed-by: NAlexander Graf <agraf@suse.de>
-
由 Michal Simek 提交于
Fix boot.bin generation for Zynq and ZynqMP. Signed-off-by: NMichal Simek <michal.simek@xilinx.com> Acked-by: NMarek Vasut <marex@denx.de>
-
由 Michal Simek 提交于
0xc000 is not sufficient page table size if dc4 with 4 gems is enabled. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
zc1751-dc4 contains four GEMs. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Add debug uart for zc1751-dc2. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Phys are available on zc1751-dc4 that's why enable them. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Select MSR instructions via Kconfig instead of xparameters.h. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Toolchain can use some flags by default based on cpu version. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Remove autogenerated config.mk and select CPU options via Kconfig. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Michal Simek 提交于
Simplify board file by enabling CMD_NAND via Kconfig. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
Correct the nand ecc initialization code This fixes the issue of incorrect nand ecc init if no device is found in ecc_matrix then it endsup ecc init with junk initialization instead of the most suited one. Signed-off-by: NSiva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
- 05 6月, 2016 2 次提交
-
-
由 Marek Vasut 提交于
Repair typos in the previous "arm: lib: fix push/pop-section directives" patch, which prevented VCMA9 board from building. Signed-off-by: NMarek Vasut <marex@denx.de> Fixes: b2f18584 ("arm: lib: fix push/pop-section directives") Cc: Tom Warren <twarren@nvidia.com> Cc: Simon Glass <sjg@chromium.org> Cc: Masahiro Yamada <yamada.masahiro@socionext.com> Cc: Stephen Warren <swarren@nvidia.com>
-
-
- 04 6月, 2016 17 次提交
-
-
由 Andreas Dannenberg 提交于
When no DTB can be matched successfully to the board that's being used a list of available FIT-embedded DTBs will be output to the console for diagnostic purposes. But rather than the contents of the "description" FDT property a non-existent property was accessed and as a result "NULL" was output instead of the actual name(s) of the DTB(s). Fix this issue by using the correct property which is also the exact same property that's used earlier during the actual board matching process. Signed-off-by: NAndreas Dannenberg <dannenberg@ti.com>
-
-
-
由 Robert P. J. Day 提交于
No intended functional change, just remove redundancies in some Makefiles, and make whitespace aesthetics uniform. Signed-off-by: NRobert P. J. Day <rpjday@crashcourse.ca> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 mario.six@gdsys.cc 提交于
Add some tests for the new open drain setting feature of the GPIO uclass, and extend the capabilities of the sandbox GPIO driver accordingly. Signed-off-by: NMario Six <mario.six@gdsys.cc> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 mario.six@gdsys.cc 提交于
This patch implements the open-drain setting feature for the MPC85XX GPIO controller. Signed-off-by: NMario Six <mario.six@gdsys.cc> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 mario.six@gdsys.cc 提交于
Certain GPIO devices have the capability to switch their GPIOs into open-drain mode, that is, instead of actively driving the output (Push-pull output), the pin is connected to the collector (for a NPN transistor) or the drain (for a MOSFET) of a transistor, respectively. The pin then either forms an open circuit or a connection to ground, depending on the state of the transistor. This patch adds functions to the GPIO uclass to switch GPIOs to open-drain mode on devices that support it. Signed-off-by: NMario Six <mario.six@gdsys.cc> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 mario.six@gdsys.cc 提交于
This patch adds a driver for the built-in GPIO controller of the MPC85XX SoC (probably supporting other PowerQUICC III SoCs as well). Each GPIO bank is identified by its own entry in the device tree, i.e. gpio-controller@fc00 { #gpio-cells = <2>; compatible = "fsl,pq3-gpio"; reg = <0xfc00 0x100> } By default, each bank is assumed to have 32 GPIOs, but the ngpios setting is honored, so the number of GPIOs for each bank in configurable to match the actual GPIO count of the SoC (e.g. the 32/32/23 banks of the P1022 SoC). The usual functions of GPIO drivers (setting input/output mode and output value setting) are supported. The driver has been tested on MPC85XX, but it is likely that other PowerQUICC III devices will work as well. Signed-off-by: NMario Six <mario.six@gdsys.cc> Reviewed-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Robert P. J. Day 提交于
Replace a number of array length calculations with the ARRAY_SIZE() macro, for clarity. Signed-off-by: NRobert P. J. Day <rpjday@crashcourse.ca> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Shengzhou Liu 提交于
We should use unified setup_ddr_tlbs() for spl boot and non-spl boot to make sure 'M' bit is set for DDR TLB to maintain cache coherence. Signed-off-by: NShengzhou Liu <Shengzhou.Liu@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Sumit Garg 提交于
For malloc to work in SPL framework enable GD_FLG_FULL_MALLOC_INIT flag in global data after allocating memory using mem_malloc_init. Signed-off-by: NSumit Garg <sumit.garg@nxp.com> Reviewed-by: NYork Sun <york.sun@nxp.com>
-
由 Max Krummenacher 提交于
The mtd subsystem deprecated and renamed the direct use of the mtd_info struct's functionpointers. Instead the corresponding mtd_xxx function should be used. See also: https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/?id=3c3c10bba1e4ccb75b41442e45c1a072f6cded19Signed-off-by: NMax Krummenacher <max.krummenacher@toradex.com>
-
由 Scott Wood 提交于
Updates the NAND code to match Linux v4.6. The previous sync was from Linux v4.1 in commit d3963721. Note that none of the individual NAND drivers tracked Linux closely enough to be synced themselves, other than manually applying a few cross-tree changes. Signed-off-by: NScott Wood <oss@buserror.net> Tested-by: NHeiko Schocher <hs@denx.de>
-
由 Scott Wood 提交于
This change is part of the Linux 4.6 sync. It is being done before the main sync patch in order to make it easier to address the issue across all NAND drivers (many/most of which do not closely track their Linux counterparts) separately from other merge issues. Signed-off-by: NScott Wood <oss@buserror.net>
-
由 Scott Wood 提交于
These functions are part of the Linux 4.6 sync. They are being added before the main sync patch in order to make it easier to address the issue across all NAND drivers (many/most of which do not closely track their Linux counterparts) separately from other merge issues. Signed-off-by: NScott Wood <oss@buserror.net>
-
由 Scott Wood 提交于
nand_info[] is now an array of pointers, with the actual mtd_info instance embedded in struct nand_chip. This is in preparation for syncing the NAND code with Linux 4.6, which makes the same change to struct nand_chip. It's in a separate commit due to the large amount of changes required to accommodate the change to nand_info[]. Signed-off-by: NScott Wood <oss@buserror.net>
-
由 Scott Wood 提交于
This typedef serves no purpose other than causing confusion with struct nand_chip. Signed-off-by: NScott Wood <oss@buserror.net>
-