- 15 1月, 2019 9 次提交
-
-
由 Weijie Gao 提交于
This patch adds reset controller driver for MediaTek SoCs. Signed-off-by: NRyder Lee <ryder.lee@mediatek.com> Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com>
-
由 Shawn Guo 提交于
It enables fastboot support on Poplar board by using DWC2 OTG gadget driver. Signed-off-by: NShawn Guo <shawn.guo@linaro.org>
-
由 Shawn Guo 提交于
It enables DWC2 OTG gadget driver support for Poplar board. As usb2_phy_init() is being always called from board_init(), we can save the call from board_usb_init(). Signed-off-by: NShawn Guo <shawn.guo@linaro.org>
-
由 Simon Goldschmidt 提交于
Booting an image currently sets the environment variable "fdtaddr" by calling into 'cmd/fdt.c'. As a result, linking U-Boot fails if CMD_FDT is not enabled. Fix this by adding 'if (CONFIG_IS_ENABLED(CMD_FDT))' to the two places where 'set_working_fdt_addr()' is called. Signed-off-by: NSimon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
-
由 Yan Liu 提交于
Enable CONFIG_SPL_YMODEM_SUPPORT to support UART boot Signed-off-by: NYan Liu <yan-liu@ti.com> Reviewed-by: NLokesh Vutla <lokeshvutla@ti.com>
-
由 Philipp Tomsich 提交于
Add a test for the bootcount uclass, which uses the RTC bootcount backend (i.e. drivers/bootcount/rtc.c is implictly also tested). Signed-off-by: NPhilipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tom Rini 提交于
Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Fabio Estevam 提交于
The following hang is observed on a Hummingboard 2 MicroSOM i2eX iMX6D - rev 1.3 with no eMMC populated on board: U-Boot SPL 2018.11+gf6206f85 (Nov 16 2018 - 00:56:34 +0000) Trying to boot from MMC1 U-Boot 2018.11+gf6206f85 (Nov 16 2018 - 00:56:34 +0000) CPU: Freescale i.MX6D rev1.5 996 MHz (running at 792 MHz) CPU: Extended Commercial temperature grade (-20C to 105C) at 33C Reset cause: POR Board: MX6 HummingBoard2 DRAM: 1 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment No panel detected: default to HDMI Display: HDMI (1024x768) In: serial Out: serial Err: serial ---> hangs which is caused by the following infinite loop inside esdhc_send_cmd_common() while (!(esdhc_read32(®s->irqstat) & flags)) ; Instead of looping forever, provide an exit path so that a timeout error can be propagated in the case irqstat does not report any interrupts, which may happen when no eMMC is populated on board. Reported-by: NRicardo Salveti <rsalveti@rsalveti.net> Signed-off-by: NFabio Estevam <festevam@gmail.com> Tested-by: NPeter Robinson <pbrobinson@gmail.com> Tested-by: NRicardo Salveti <rsalveti@rsalveti.net>
-
由 Fabio Estevam 提交于
Chris Spencer reports that when enabling ext4 read support without also enabling write support the following error is seen: fs/fs.c:198:12: error: 'ext4_write_file' undeclared here (not in a function); did you mean 'ext4_read_file'? .write = ext4_write_file, ^~~~~~~~~~~~~~~ Fix this problem by moving these options to Kconfig. Reported-by: NChris Spencer <spencercw@gmail.com> Acked-by: NPeng Fan <peng.fan@nxp.com> Signed-off-by: NFabio Estevam <festevam@gmail.com>
-
- 14 1月, 2019 1 次提交
-
-
由 Alex Elder 提交于
Change CONFIG_ENV_OFFSET for Poplar to be 1MB further into the eMMC than before. This puts it immediately prior to the space we are reserving offset 0x200000-0x400000 for UEFI to save its persistent data. Define CONFIG_ENV_SIZE as a product of env_mmc_nblks and the sector size, like CONFIG_ENV_OFFSET is. Signed-off-by: NAlex Elder <elder@linaro.org> Signed-off-by: NShawn Guo <shawn.guo@linaro.org>
-
- 11 1月, 2019 10 次提交
-
-
-
-
由 Tom Rini 提交于
This particular commit is causing a regression on stih410-b2260 and other platforms when reading from FAT16. Noting that I had rebased the original fix from Thomas onto then-current master, there is also question from Akashi-san if the change is still needed after other FAT fixes that have gone in. This reverts commit a68b0e11. Reported-by: NPatrice Chotard <patrice.chotard@st.com> Cc: AKASHI Takahiro <takahiro.akashi@linaro.org> Cc: Thomas RIENOESSL <thomas.rienoessl@bachmann.info> Signed-off-by: NTom Rini <trini@konsulko.com>
-
由 Lukasz Majewski 提交于
This reverts commit a7f4b4b3. As reported by Alex Kiernan the above optimization introduces a regression in the below use case where: 1. Device has defined 'u-boot,dm-spl' property (@ eMMC DTS node) 2. The device downloads its MLO/SPL via UART (not eMMC - the eMMC pinmux pins are NOT probed/configured in MLO/SPL). 3. The loaded via UART MLO/SPL wants to load Linux from eMMC. In this case the DM core and pinctrl uclass checks 'u-boot,dm-spl' and don't configure pins (as it thinks that those were initialized in MLO/SPL). As we are very close to release - please revert this commit. Reported-by: NAlex Kiernan <alex.kiernan@gmail.com> Signed-off-by: NLukasz Majewski <lukma@denx.de> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Tien Fong Chee 提交于
The SDMMC reset is missing from DT, so the reset manager cannot unreset the SDMMC. Add the missing DT reset entry. Signed-off-by: NTien Fong Chee <tien.fong.chee@intel.com>
-
由 Jean-Jacques Hiblot 提交于
Fixes commit 01311624 ("dm: usb: create a new UCLASS ID for USB gadget devices") The UCLASS_DRIVER for id UCLASS_USB_GADGET_GENERIC needs to be declared even for platforms that do not enable DM_USB_GADGET. Otherwise the driver for their usb peripheral controller fails to bind. Reported-by: NPriit Laes <plaes@plaes.org> Reported-by: NJagan Teki <jagan@amarulasolutions.com> Signed-off-by: NJean-Jacques Hiblot <jjhiblot@ti.com> Tested-by: NPriit Laes <plaes@plaes.org> Acked-by: NJagan Teki <jagan@openedev.com>
-
由 Jean-Jacques Hiblot 提交于
There is no need to compile and include this code if it is not used. CONFIG_USB_GADGET can be used for the purpose. Signed-off-by: NJean-Jacques Hiblot <jjhiblot@ti.com>
-
由 Jean-Jacques Hiblot 提交于
The SPL option for USB gadget should be named after the option for u-boot (CONFIG_USB_GADGET) Signed-off-by: NJean-Jacques Hiblot <jjhiblot@ti.com>
-
由 Jean-Jacques Hiblot 提交于
This allows us to properly map the USB controller indexes Tested on dra76 evm, am572 evm Signed-off-by: NJean-Jacques Hiblot <jjhiblot@ti.com>
-
由 Jean-Jacques Hiblot 提交于
dfu, fastbot and other usb gadget commands take the USB port index as a parameter. Currently this index is assigned in the order of the driver bindings. Changing this behavior using the SEQ_ALIAS feature. This option assign to the device a SEQ number based on its alias (if it exists) To use it we must set the DM_UC_FLAG_SEQ_ALIAS flag and follow the existing naming convention: use "usb" for the name of the gadget UCLASS_DRIVER (same as for the UCLASS_USB). If no alias is provided, then the index falls back to the order in which the bindings took place. Signed-off-by: NJean-Jacques Hiblot <jjhiblot@ti.com> Reported-by: NSam Protsenko <semen.protsenko@linaro.org> Reviewed-by: NSam Protsenko <semen.protsenko@linaro.org> Tested-by: NSam Protsenko <semen.protsenko@linaro.org>
-
- 10 1月, 2019 11 次提交
-
-
-
-
由 Jagan Teki 提交于
Existing clock configure code has been followed based on the legacy MMC dt node definitions and it cannot work with recent dts(i) sync from Linux. So, add clock configure code for Allwinner platforms which support DM_MMC and eventually this will drop once CLK support is in Mainline. Fixes: 3c92cca3 ("ARM: dts: sun4i: Update A10 dts(i) files from Linux-v4.18-rc3") Signed-off-by: NJagan Teki <jagan@amarulasolutions.com> Tested-by: Priit Laes <plaes@plaes.org> # Gemei G9 A10 Tablet Tested-by: Marek Kraus <gamelasterv2@gmail.com> # A10-OLinuXino-Lime
-
由 Tom Rini 提交于
- stm32f7 GPIO fixes - SATA env fixes - More DM migration deadline warnings - Regression fix for non-DM MMC drivers - dma_alloc_coherent size fix on ARM.
-
由 Fabio Estevam 提交于
OSC_27M_CLK should return 27MHz and OSC_32K_CLK should return 32768Hz to reflect the reality. This also keeps the values in sync with the Linux clock tree. Signed-off-by: NFabio Estevam <festevam@gmail.com>
-
由 Peng Fan 提交于
To B0[+] chips, dcd_skip needs to be true. For A0 chip, it needs to be false, however A0 chip is no longer being supported anymore. Considering we are moving code from imx-mkimage to uboot mkimage, to make sure we not introduce some surprise, we still keep dcd_skip code there. Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
由 Peng Fan 提交于
The CPU banner printed is as following: CPU: CPU: Freescale i.MX8QXP RevB A35 at 147228 MHz 1. Drop the CPU: 2. Change vendor from Freescale to NXP Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
由 Peng Fan 提交于
priv data has not been allocated when doing bind, so it is wrong to use dev_get_priv in bind call back. Let's switch to use platdata in the driver to fix the issue. Signed-off-by: NPeng Fan <peng.fan@nxp.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Peng Fan 提交于
When boot_dev is true, fill boot device. However the original logic is when boot_dev is false, fill boot device, this will trigger data abort. Also fix sc_misc_get_control when using pointer val. Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
由 Peng Fan 提交于
When build clk driver in spl, met the warning: " drivers/clk/imx/clk-imx8.c:21:25: warning: ‘imx8_clk_names’ defined but not used [-Wunused-variable] static struct imx8_clks imx8_clk_names[] = { ^~~~~~~~~~~~~~ " Fix with wrapping the array with CONFIG_CMD_CLK. Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
由 Peng Fan 提交于
Update NXP i.MX mail list address Signed-off-by: NPeng Fan <peng.fan@nxp.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
- 09 1月, 2019 9 次提交
-
-
由 Soeren Moch 提交于
The current defconfig build generates a u-boot.imx file that is too large for the available space on a eMMC/SD card. Installing this file overwrites the u-boot environment. So disable the unused FIT support to reduce the size of the u-boot binary. Signed-off-by: NSoeren Moch <smoch@web.de>
-
由 Soeren Moch 提交于
Check the size of the generated u-boot.imx file. Report an error if it would be too big and overwrite the u-boot environment. Signed-off-by: NSoeren Moch <smoch@web.de>
-
由 Chris Spencer 提交于
The mkimage_fit_atf.sh SPL FIT generator script requires u-boot-nodtb.bin, but this was not enforced by the Makefile. This could cause the generator script to be executed before u-boot-nodtb.bin has been created. Signed-off-by: NChris Spencer <christopher.spencer@sea.co.uk> Cc: NXP i.MX U-Boot Team <uboot-imx@nxp.com>
-
由 Marek Vasut 提交于
Enable watchdog and bootcounter support on the M53Menlo board. Signed-off-by: NMarek Vasut <marex@denx.de> Cc: Stefano Babic <sbabic@denx.de>
-
由 Stefan Agner 提交于
The current value CTLUPD_AREF(0) is the reset value of the register, so there is no need to write a value. If needed, the register can be written using board specific CR settings. Signed-off-by: NStefan Agner <stefan.agner@toradex.com> Acked-by: NMarcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: NLukasz Majewski <lukma@denx.de>
-
由 Stefan Agner 提交于
The CR80 register has multiple interrupt bits, the code is supposed to check bit 8 but instead uses a logical and. In most cases this probably did not affect real operations since at that stage typically none of the other bits are set. Signed-off-by: NStefan Agner <stefan.agner@toradex.com> Acked-by: NMarcel Ziswiler <marcel.ziswiler@toradex.com>
-
由 Stefan Agner 提交于
According to the data sheet bits 10-8 are PHYDRAM_CK_EN. Fix mask to allow setting PHYDRAM_CK_EN correctly. Signed-off-by: NStefan Agner <stefan.agner@toradex.com> Acked-by: NMarcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: NLukasz Majewski <lukma@denx.de>
-
由 Stefan Agner 提交于
Commit 3f353cec ("vf610: refactor DDRMC code") changed on-die termination (ODT) values from 120 Ohm to 60 Ohm and enabled a static read/write leveling which has not been tested with this board. This commit reverts both changes and makes sure that memory gets initialized as it has been done before the mentioned commit. Fixes: 3f353cec ("vf610: refactor DDRMC code") Signed-off-by: NStefan Agner <stefan.agner@toradex.com> Acked-by: NMax Krummenacher <max.krummenacher@toradex.com>
-
由 Stefan Agner 提交于
The Vybrid reference manual VFXXXRM Rev. 0 10/2016 states in chapter 5.2.6.1 DUMMY PADS (DDR/QuadSPI) that those pads need to be programed for correct operation of DDR. Assume the default DDR pin configuration which seems to work well on a Colibri VF50. Signed-off-by: NStefan Agner <stefan.agner@toradex.com>
-