- 08 3月, 2007 6 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Stefan Roese 提交于
-
由 Stefan Roese 提交于
The AMCC Luan now uses the common 440SP(e) DDR SPD code for DDR inititializition. This includes DDR auto calibration and support for different DIMM modules, instead of the fixed setup used in the earlier version. This patch also enables the cache in FLASH for the startup phase of U-Boot (while running from FLASH). After relocating to SDRAM the cache is disabled again. This will speed up the boot process, especially the SDRAM setup, since there are some loops for memory testing (auto calibration). Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
The AMCC Yucca now uses the common 440SP(e) DDR SPD code for DDR inititializition. This includes DDR auto calibration and support for different DIMM modules, instead of the fixed setup used in the earlier version. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
- 07 3月, 2007 7 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Stefan Roese 提交于
Define CONFIG_PROG_SDRAM_TLB so that the TLB entries for the DDR memory are dynamically programmed matching the total size of the equipped memory (DIMM modules). Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
This patch fixes a problem that occurs when 2 DIMM's are used. This problem was first spotted and fixed by Gerald Jackson <gerald.jackson@reaonixsecurity.com> but this patch fixes the problem in a little more clever way. This patch also adds the nice functionality to dynamically create the TLB entries for the SDRAM (tlb.c). So we should never run into such problems with wrong (too short) TLB initialization again on these platforms. As this feature is new to the "old" 44x SPD DDR driver, it has to be enabled via the CONFIG_PROG_SDRAM_TLB define. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
-
由 Wolfgang Denk 提交于
Patch by Mike Frysinger, Mar 05 2007
-
- 06 3月, 2007 1 次提交
-
-
由 Stefan Roese 提交于
As provided by the AMCC applications team, this patch optimizes the DDR2 setup for 166MHz bus speed. The values provided are also save to use on a "normal" 133MHz PLB bus system. Only the refresh counter setup has to be adjusted as done in this patch. For this the NAND booting version had to include the "speed.c" file from the cpu/ppc4xx directory. With this addition the NAND SPL image will just fit into the 4kbytes of program space. gcc version 4.x as provided with ELDK 4.x is needed to generate this optimized code. Signed-off-by: NStefan Roese <sr@denx.de>
-
- 02 3月, 2007 4 次提交
-
-
由 Stefan Roese 提交于
-
由 Stefan Roese 提交于
-
由 Stefan Roese 提交于
This patch updates the recently added Katmai board support. The biggest change is the support of ECC DIMM modules in the 440SP(e) SPD DDR2 driver. Please note, that still some problems are left with some memory configurations. See the driver for more details. Signed-off-by: NStefan Roese <sr@denx.de>
- 01 3月, 2007 1 次提交
-
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
- 28 2月, 2007 2 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Sergei Poselenov 提交于
- fix logic error in image type handling - make sure file system images (cramfs etc.) get stored in flash with image header stripped so they can be mounted through MTD
-
- 27 2月, 2007 2 次提交
-
-
由 Wolfgang Denk 提交于
-
由 Sergei Poselenov 提交于
-
- 22 2月, 2007 2 次提交
-
-
由 Stefan Roese 提交于
Since the relocation fix is not included yet and we're not sure how it will be added, this patch removes code that required relocation to be fixed for now. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
As suggested by Grant Likely this patch enables the Xilinx SystemACE driver to select 8 or 16bit mode upon startup. Signed-off-by: NStefan Roese <sr@denx.de>
-
- 21 2月, 2007 4 次提交
-
-
由 Haiying Wang 提交于
Some CPUs like PPC, BLACKFIN need sync() to ensure cfi flash write command is fully finished. The sync() is defined in each CPU's io.h file. For those CPUs which do not need sync for now, a dummy sync() is defined in their io.h as well. Signed-off-by: NHaiying Wang <Haiying.Wang@freescale.com>
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
-
- 20 2月, 2007 11 次提交
-
-
由 Stefan Roese 提交于
This patch enables the "new" get_dev() function for block devices introduced by Grant Likely to be used on systems that still suffer from the relocation problems (manual relocation neede because of problems with linker script). Hopefully we can resolve this relocation issue soon for all platform so we don't need this additional code anymore. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
This patch removes some problems when the Xilinx SystemACE driver is used with 16bit access on an big endian platform (like the AMCC Katmai). Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
-
由 Stefan Roese 提交于
Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
This patch switches to the desired I2C bus when the date/dtt commands are called. This can be configured using the CFG_RTC_BUS_NUM and/or CFG_DTT_BUS_NUM defines. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
This patch adds support for the DDR2 controller used on the 440SP and 440SPe. It is tested on the Katmai (440SPe) eval board and works fine with the following DIMM modules: - Corsair CM2X512-5400C4 (512MByte per DIMM) - Kingston ValueRAM KVR667D2N5/512 (512MByte per DIMM) - Kingston ValueRAM KVR667D2N5K2/2G (1GByte per DIMM) This patch also adds the nice functionality to dynamically create the TLB entries for the SDRAM (tlb.c). So we should never run into such problems with wrong (too short) TLB initialization again on these platforms. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
Since the existing 4xx SPD SDRAM initialization routines for the 405 SDRAM controller and the 440 DDR controller don't have much in common this patch splits both drivers into different files. This is in preparation for the 440 DDR2 controller support (440SP/e). Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Stefan Roese 提交于
This patch adds support for multiple I2C busses on the PPC4xx platforms. Define CONFIG_I2C_MULTI_BUS in the board config file to make use of this feature. It also merges the 405 and 440 i2c header files into one common file 4xx_i2c.h. Also the 4xx i2c reset procedure is reworked since I experienced some problems with the first access on the 440SPe Katmai board. Signed-off-by: NStefan Roese <sr@denx.de>
-
由 Grant Likely 提交于
Block device read/write is anonymous data; there is no need to use a typed pointer. void * is fine. Also add a hook for block_read functions Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
由 Grant Likely 提交于
Preparation for future patches which support block device writing Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-