1. 24 11月, 2016 26 次提交
  2. 29 9月, 2016 1 次提交
  3. 03 8月, 2016 1 次提交
  4. 04 6月, 2016 1 次提交
    • M
      dm: gpio: Add driver for MPC85XX GPIO controller · 07d31f8f
      mario.six@gdsys.cc 提交于
      This patch adds a driver for the built-in GPIO controller of the MPC85XX
      SoC (probably supporting other PowerQUICC III SoCs as well).
      
      Each GPIO bank is identified by its own entry in the device tree, i.e.
      
      gpio-controller@fc00 {
            #gpio-cells = <2>;
            compatible = "fsl,pq3-gpio";
            reg = <0xfc00 0x100>
      }
      
      By default, each bank is assumed to have 32 GPIOs, but the ngpios
      setting is honored, so the number of GPIOs for each bank in configurable
      to match the actual GPIO count of the SoC (e.g. the 32/32/23 banks of
      the P1022 SoC).
      
      The usual functions of GPIO drivers (setting input/output mode and output
      value setting) are supported.
      
      The driver has been tested on MPC85XX, but it is likely that other
      PowerQUICC III devices will work as well.
      Signed-off-by: NMario Six <mario.six@gdsys.cc>
      Reviewed-by: NSimon Glass <sjg@chromium.org>
      Reviewed-by: NYork Sun <york.sun@nxp.com>
      07d31f8f
  5. 17 5月, 2016 1 次提交
  6. 25 2月, 2016 1 次提交
  7. 28 1月, 2016 1 次提交
  8. 30 10月, 2015 1 次提交
  9. 06 3月, 2015 2 次提交
  10. 06 12月, 2014 3 次提交
    • S
      t1024qds: increase IO drive strength · 5818643b
      Shengzhou Liu 提交于
      Increase IO drive strength to fix FCS error on RGMII ports
      on T1024QDS.
      Signed-off-by: NShengzhou Liu <Shengzhou.Liu@freescale.com>
      Reviewed-by: NYork Sun <yorksun@freescale.com>
      5818643b
    • S
      net/fman: update 10GEC to fit new SoC · cc19c25e
      Shengzhou Liu 提交于
      fm_standard_init() initializes each 10G port by FM_TGEC_INFO_INITIALIZER.
      but it needs different implementation of FM_TGEC_INFO_INITIALIZER on different SoCs.
      on SoCs earlier(e.g. T4240, T2080), the notation between 10GEC and MAC as below:
      	10GEC1->MAC9, 10GEC2->MAC10, 10GEC3->MAC1, 10GEC4->MAC2
      on SoCs later(e.g. T1024, etc), the notation between 10GEC and MAC as below:
      	10GEC1->MAC1, 10GEC2->MAC2
      
      so we introduce CONFIG_FSL_FM_10GEC_REGULAR_NOTATION to fit the new SoCs on
      which 10GEC enumeration is consistent with MAC enumeration.
      Signed-off-by: NShengzhou Liu <Shengzhou.Liu@freescale.com>
      Reviewed-by: NYork Sun <yorksun@freescale.com>
      cc19c25e
    • S
      powerpc/mpc85xx: Add T1024/T1023 SoC support · f6050790
      Shengzhou Liu 提交于
      Add support for Freescale T1024/T1023 SoC.
      
      The T1024 SoC includes the following function and features:
      - Two 64-bit Power architecture e5500 cores, up to 1.4GHz
      - private 256KB L2 cache each core and shared 256KB CoreNet platform cache (CPC)
      - 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and interleaving support
      - Data Path Acceleration Architecture (DPAA) incorporating acceleration
      - Four MAC for 1G/2.5G/10G network interfaces (RGMII, SGMII, QSGMII, XFI)
      - High-speed peripheral interfaces
        - Three PCI Express 2.0 controllers
      - Additional peripheral interfaces
        - One SATA 2.0 controller
        - Two USB 2.0 controllers with integrated PHY
        - Enhanced secure digital host controller (SD/eSDHC/eMMC)
        - Enhanced serial peripheral interface (eSPI)
        - Four I2C controllers
        - Four 2-pin UARTs or two 4-pin UARTs
        - Integrated Flash Controller supporting NAND and NOR flash
      - Two 8-channel DMA engines
      - Multicore programmable interrupt controller (PIC)
      - LCD interface (DIU) with 12 bit dual data rate
      - QUICC Engine block supporting TDM, HDLC, and UART
      - Deep Sleep power implementaion (wakeup from GPIO/Timer/Ethernet/USB)
      - Support for hardware virtualization and partitioning enforcement
      - QorIQ Platform's Trust Architecture 2.0
      
      Differences between T1024 and T1023:
        Feature         T1024  T1023
        QUICC Engine:   yes    no
        DIU:            yes    no
        Deep Sleep:     yes    no
        I2C controller: 4      3
        DDR:            64-bit 32-bit
        IFC:            32-bit 28-bit
      Signed-off-by: NShengzhou Liu <Shengzhou.Liu@freescale.com>
      Reviewed-by: NYork Sun <yorksun@freescale.com>
      f6050790
  11. 17 10月, 2014 2 次提交