- 05 9月, 2012 11 次提交
-
-
由 Tom Rini 提交于
We have the timer code in arch/arm/cpu/armv7/omap-common/timer.c that has been configuring and enabling the timer, so remove our code that does the same thing by different methods. Tested on EVM GP, SK-EVM and Beaglebone. Signed-off-by: NTom Rini <trini@ti.com>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Add a common macros to set the registers for horizontal and vertical timing. Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Fix some issues (some pins were not set as GPIOs) Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
Signed-off-by: NStefano Babic <sbabic@denx.de>
-
由 Stefano Babic 提交于
The manufacturer delivers the TAM3517 SOM with 4 MAC address. They are stored on the EEPROM of the SOM. The patch adds a function to get their values and set the ethaddr variables. Signed-off-by: NStefano Babic <sbabic@denx.de>
-
AM/DM37x SoCs add the CTRL_WKUP_CTRL register. It contains the GPIO_IO_PWRDNZ bit, which is required to be set to enable the I/O pads of gpio_126, gpio_127 and gpio_129. Signed-off-by: NArnout Vandecappelle (Essensium/Mind) <arnout@mind.be> Cc: Tom Rini <trini@ti.com>
-
- 04 9月, 2012 1 次提交
-
-
由 Linus Walleij 提交于
The configuration that is common for all Integrator boards may just as well be stored in a common include file as per pattern from other boards. This eases maintenance quite a bit. Signed-off-by: NLinus Walleij <linus.walleij@linaro.org>
-
- 03 9月, 2012 9 次提交
-
-
由 Michael Walle 提交于
This patch restores the Linkstation's original behaviour when powering off. Once the (soft) power switch is turned off, linux will reboot and the bootloader turns off HDD and USB power. Then it loops as long as the switch is in the off position, before continuing the boot process again. Additionally, this patch fixes the board function set_led(LED_OFF). Signed-off-by: NMichael Walle <michael@walle.cc> Cc: Prafulla Wadaskar <prafulla@marvell.com>
-
由 Karl O. Pinc 提交于
Hi, This adds to the documenation to explain how to use the kwbimage.cfg file necessary to generate an image with prefixed board setup values necessary for the kirkwood boards. Signed-off-by: NKarl O. Pinc <kop@meme.com>
-
由 Karl O. Pinc 提交于
Signed-off-by: NKarl O. Pinc <kop@meme.com>
-
由 Holger Brunck 提交于
For some reasons we had an own implementaion of dram_init and dram_init_banksize. This is not needed anymore, use the standard kirkwood functions instead. Signed-off-by: NHolger Brunck <holger.brunck@keymile.com> cc: Prafulla Wadaskar <prafulla@marvell.com> cc: Valentin Longchamp <valentin.longchamp@keymile.com> cc: Gerlando Falauto <gerlando.falauto@keymile.com> Acked-By: NPrafulla Wadaskar <prafulla@marvell.com>
-
由 Valentin Longchamp 提交于
According to our last HW measures, this could be raised while still compatible with the potential delays on the lines. Signed-off-by: NValentin Longchamp <valentin.longchamp@keymile.com> cc: Holger Brunck <holger.brunck@keymile.com> Acked-By: NPrafulla Wadaskar <prafulla@marvell.com>
-
由 Valentin Longchamp 提交于
The fanless boards now have a 7-digit (XXXXX-F) board name. This triggers a border condition when reading this string in the IVM although this string is smaller than the currenly read string size, but only by 1 character. This patch corrects this by changing the size check condition for string length. It is the same change that was done in the platform for this same bug. Signed-off-by: NValentin Longchamp <valentin.longchamp@keymile.com> cc: Holger Brunck <holger.brunck@keymile.com> cc: Stefan Bigler <stefan.bigler@keymile.com>
-
由 Valentin Longchamp 提交于
The computation was not correct with low clock values: setting a 1MHz clock would result in an overlap that would then configure a 25Mhz clock. This patch implements a correct computation method according to the kirkwood functionnal spec. table 600 (Serial Memory Interface Configuration Register). Signed-off-by: NValentin Longchamp <valentin.longchamp@keymile.com> cc: Holger Brunck <holger.brunck@keymile.com> cc: Prafulla Wadaskar <prafulla@marvell.com> Acked-by: NPrafulla Wadaskar <Prafulla@marvell.com> Signed-off-by: NPrafulla Wadaskar <prafulla@marvell.com>
-
由 Valentin Longchamp 提交于
These parameters are used by the the sf probe command that are used by our update script and they therefore need to be set for all of our boards. The timing is the same as for the ENV SPI NOR Flash (since it's the same physical device) and takes the boco2 delay on the bus into account. Signed-off-by: NValentin Longchamp <valentin.longchamp@keymile.com> cc: Holger Brunck <holger.brunck@keymile.com> Acked-by: NPrafulla Wadaskar <Prafulla@marvell.com>
-
由 Albert ARIBAUD 提交于
Orion5x did not actually write GPIO output values or input polarities, and ED Mini V2 had bad or missing values for GPIO settings. Signed-off-by: NAlbert ARIBAUD <albert.u.boot@aribaud.net> Acked-By: NPrafulla Wadaskar <prafulla@marvell.com>
-
- 02 9月, 2012 1 次提交
-
-
git://git.denx.de/u-boot-staging由 Wolfgang Denk 提交于
* 'agust@denx.de' of git://git.denx.de/u-boot-staging: tx25: Use generic gpio_* calls config: Always use GNU ld tools: add kwboot binary to .gitignore file fdt: Include arch specific gpio.h instead of asm-generic/gpio.h serial: CONSOLE macro is not used Conflicts: board/karo/tx25/tx25.c Signed-off-by: NWolfgang Denk <wd@denx.de>
-
- 01 9月, 2012 18 次提交
-
-
由 Wu, Josh 提交于
Signed-off-by: NJosh Wu <josh.wu@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Wu, Josh 提交于
Signed-off-by: NJosh Wu <josh.wu@atmel.com> Tested-by: voice.shen@atmel.com Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Wu, Josh 提交于
The Programmable Multibit ECC (PMECC) controller is a programmable binary BCH(Bose, Chaudhuri and Hocquenghem) encoder and decoder. This controller can be used to support both SLC and MLC NAND Flash devices. It supports to generate ECC to correct 2, 4, 8, 12 or 24 bits of error per sector of data. To use PMECC in this driver, the user needs to set the PMECC correction capability, the sector size and ROM lookup table offsets in board config file. This driver is ported from Linux kernel atmel_nand PMECC patch. The main difference is in this version it uses registers structure access hardware instead of using macros. It is tested in 9x5 serial boards. Signed-off-by: NJosh Wu <josh.wu@atmel.com> [rebase] Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Wu, Josh 提交于
Signed-off-by: NJosh Wu <josh.wu@atmel.com> Acked-by: NScott Wood <scottwood@freescale.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Wu, Josh 提交于
This patch 1. extract the hwecc initialization code into one function. It is a preparation for adding atmel PMECC support. 2. enable CONFIG_SYS_NAND_SELF_INIT. Which make us can configurate the ecc parameters between nand_scan_ident() and nand_scan_tail(). Signed-off-by: NJosh Wu <josh.wu@atmel.com> [fix empty newline at EOF error and move return value check into ifdef] Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
Add at91sam9x5 series spi flash boot support Using at91sam9x5ek_spiflash to configure, then it can boot from at25df321 serial flash SPI mater work in 30Mhz speed, while not 1Mhz speed. This will base on atmel_spi patch, or else, it will occur receive overrun Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
Remove CONFIG_ARCH_CPU_INIT for at91sam9g10ek and at91sam9m10g45ek Signed-off-by: NBo Shen <voice.shen@atmel.com> [rebase on TOT] Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Andreas Bießmann 提交于
A lot of at91 boards have the console_init_f in board_init. This is useless cause it was called before by generic code in lib/board.c. Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com> cc: Jens Scharsig <esw@bus-elektronik.de> cc: Stelian Pop <stelian@popies.net> cc: Sedji Gaouaou<sedji.gaouaou@atmel.com> cc: Albin Tonnerre <albin.tonnerre@free-electrons.com> cc: Eric Benard <eric@eukrea.com> Tested-by: voice.shen@atmel.com Tested-by: voice.shen@atmel.com Acked-by: NJens Scharsig (BuS Elektronik) <esw@bus-elektronik.de> Tested-by: NJens Scharsig (BuS Elektronik) <esw@bus-elektronik.de>
-
由 Andreas Bießmann 提交于
Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com> cc: Stelian Pop <stelian@popies.net>
-
由 Bo Shen 提交于
The atmel at91sam9x5 series spi has feature to avoid receive overren Using the patch to enable it Signed-off-by: NBo Shen <voice.shen@atmel.com> Acked-by: NAndreas Bießmann <andreas.devel@googlemail.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
Fix the name error Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
As the maintainer for at91sam9g10ek and at91sam9m10g45ek can not reach any more. So I wish to take over the maintainer for sam9g10 and sam9m10g45 Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Bo Shen 提交于
fix a bug: when not boot from NAND, the NAND flash can not be detected. Using this to fix it Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Xu, Hong 提交于
Before reset dbgu transmitter, we just wait TXEMPTY to drain the transmitter register(Just in case). If not doing this, we may sometimes see several weird characters from DBGU. A short delay is also added to make sure the new serial settings are settled. Signed-off-by: NHong Xu <hong.xu@atmel.com> [cherry-picked from u-boot-atmel/old-next] Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Andreas Bießmann 提交于
The old update script uses 'load_addr' which is never set. Use 'fileaddr' instead which is automagically set by e.g. dhcp. Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com> cc: Stelian Pop <stelian@popies.net>
-
由 Bo Shen 提交于
Remove CONFIG_ARCH_CPU_INIT, no need it anymore Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NAndreas Bießmann <andreas.devel@googlemail.com>
-
由 Benoît Thébaudeau 提交于
The cache snooping feature of Freescale's eSDHC IP is not available on i.MX, so disable it globally for this architecture. This avoids setting no_snoop for all i.MX boards, and it prevents setting a reserved bit of a reserved register if fsl_esdhc_mmc_init() is used on i.MX, like in arch/arm/cpu/armv7/imx-common/cpu.c/cpu_mmc_init(). Since no_snoop was only used on i.MX, get rid of it BTW. Signed-off-by: NBenoît Thébaudeau <benoit.thebaudeau@advansee.com> Cc: Andy Fleming <afleming@gmail.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Kim Phillips <kim.phillips@freescale.com>
-
由 Benoît Thébaudeau 提交于
Define ARCH_MXC for i.MX devices. This is useful to identify features or behaviors common to all i.MX SoCs. The i.MX28 is omitted because its architecture is a bit different (like imx/mxc vs. mxs in Linux). Signed-off-by: NBenoît Thébaudeau <benoit.thebaudeau@advansee.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Andy Fleming <afleming@gmail.com> Cc: Kim Phillips <kim.phillips@freescale.com>
-