The old implementation of command nboot does not support reading the image from
NAND flash with skipping of bad blocks. The patch implements a new version of
the nboot command: by calling nboot.jffs2 from the u-boot command line the
command will load the image from NAND flash with respect to bad blocks (by using
nand_read_opts()). This is similar to e.g. the NAND read command: "nand
read.jffs2 ...".
Signed-off-by: NThomas Knobloch <knobloch@siemens.com>
Signed-off-by: NStefan Roese <sr@denx.de>

Signed-off-by: NWolfgang Denk <wd@denx.de>

Signed-off-by: NSergei Poselenov <sposelenov@emcraft.com>

Signed-off-by: NNiklaus Giger <niklaus.giger@nestal.com>

- Add optional ECC generation routine to preserve existing
  RAM values. This is needed for the Linux log-buffer support
- Add optional DDR2 setup with CL=4
- GPIO50 not used anymore
- Lime register setup added
Signed-off-by: NStefan Roese <sr@denx.de>

Signed-off-by: Nmushtaq khan <mushtaqk_921@yahoo.co.in>

This patch prints the DDR status registers upon machine check
interrupt on the 440EPx/GRx. This can be useful especially when
ECC support is enabled.

I added some small changes to the original patch from Niklaus to
make it compile clean.
Signed-off-by: NNiklaus Giger <niklaus.giger@nestal.com>
Signed-off-by: NStefan Roese <sr@denx.de>

This patch fixes the problem to assemble cpu/ppc4xx/start.S
experienced last week where building failed having specified
O=../build.sequoia.
Signed-off-by: NNiklaus Giger <niklaus.giger@nestal.com>

This patch removes the CFG_PCI_PRE_INIT option completely, since
it's not needed anymore with the patch from Matthias Fuchs with
the "weak" pci_pre_init() implementation.
Signed-off-by: NStefan Roese <sr@denx.de>

-add pci_pre_init() for pci interrupt fixup code
-disable phy sleep mode via reset_phy() function
-use correct io accessors
-cleanup
Signed-off-by: NMatthias Fuchs <matthias.fuchs@esd-electronics.com>

This patch adds support for calling a plattform dependant
pci_pre_init() function for 405 boards. This can be used to
move the current pci_405gp_fixup_irq() function into the
board code.

This patch also makes the CFG_PCI_PRE_INIT define obsolete.
A default function with 'weak' attribute is used when
a board specific pci_pre_init() is not implemented.
Signed-off-by: NMatthias Fuchs <matthias.fuchs@esd-electronics.com>

A new environment variable, "logversion", selects the log buffer
behaviour. If it is not set or set to a value other than 2, then the
old, Linux 2.4.4, behaviour is selected.
Signed-off-by: NIgor Lisitsin <igor@emcraft.com>
--

Added memory, CPU, UART, I2C and SPR POST tests for PPC440.
Signed-off-by: NIgor Lisitsin <igor@emcraft.com>
--

The recently extended program_tlb() function had a problem when
multiple TLB's had to be setup (for example with 512MB of SDRAM). The
virtual address was not incremented. This patch fixes this issue
and is tested on Katmai with 512MB SDRAM.
Signed-off-by: NStefan Roese <sr@denx.de>

- adapt to the more generic EXCEPTION_PROLOG and CRIT_EXCEPTION macros
- minor 4xx cleanup

since nand_init() is expected to be called by other parts of u-boot, there
should be a prototype for it in nand.h
Signed-off-by: NMike Frysinger <vapier@gentoo.org>
Signed-off-by: NStefan Roese <sr@denx.de>

This patch adds a board command to configure the I2C bootstrap EEPROM
values. Right now 533 and 667MHz are supported for booting either via NOR
or NAND FLASH. Here the usage:

=> bootstrap 533 nor        ;to configure the board for 533MHz NOR booting
=> bootstrap 667 nand       ;to configure the board for 667MHz NNAND booting
Signed-off-by: NStefan Roese <sr@denx.de>

The latest changes showed a problem with the location of the NAND-SPL
image in the OCM and the init-data area (incl. cache). This patch
fixes this problem.
Signed-off-by: NStefan Roese <sr@denx.de>

Signed-off-by: NStefan Roese <sr@denx.de>

Now CONFIG_440 has to be defined in all PPC440 board config files.
Signed-off-by: NStefan Roese <sr@denx.de>

- Introduced dedicated switches for building 440 and 405 images required
  for 440-specific machine instructions like 'rfmci' etc.

- Exception vectors moved to the proper location (_start moved away from
  the critical exception handler space, which it occupied)

- CriticalInput now serviced (with default handler)

- MachineCheck properly serviced (added a dedicated handler and return
  subroutine)

- Overall cleanup of exceptions declared with STD_EXCEPTION macro (unused,
  unhandled and those not relevant for 4xx were eliminated)

- Eliminated Linux leftovers, removed dead code
Signed-off-by: NGrzegorz Bernacki <gjb@semihalf.com>
Signed-off-by: NRafal Jaworowski <raj@semihalf.com>
Signed-off-by: NStefan Roese <sr@denx.de>

This patch adds initial support for the Liebherr lwmon5 board euqipped
with an AMCC 440EPx PowerPC.
Signed-off-by: NStefan Roese <sr@denx.de>

The board config array CFG_440_GPIO_TABLE for the ppc440 GPIO setup
is extended with the default GPIO output state (level).
Signed-off-by: NStefan Roese <sr@denx.de>

Now program_tlb() allows to program a TLB (or multiple) with
different virtual and physical addresses. With this change, now one
physical region (e.g. SDRAM) can be mapped 2 times, once with caches
diabled and once with caches enabled.
Signed-off-by: NStefan Roese <sr@denx.de>

Most prominently this changes 'erase' to be non-repeatable.
Signed-off-by: NDetlev Zundel <dzu@denx.de>

Signed-off-by: NDetlev Zundel <dzu@denx.de>

Signed-off-by: NJan Wrobel <wrr@semihalf.com>
Acked-by: NBartlomiej Sieka <tur@semihalf.com>

Set the correct value in GPIOx_TCR when configuring the gpio
with CFG_440_GPIO_TABLE.
Signed-off-by: NBenoit Monin <bmonin@adeneo.eu>
Signed-off-by: NStefan Roese <sr@denx.de>