- 07 2月, 2020 20 次提交
-
-
由 Simon Glass 提交于
Enable TPM2 so that we can use cr50. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
H1 is a Google security chip present in recent Chromebooks, Pixel phones and other devices. Cr50 is the name of the software that runs on H1 in Chromebooks. This chip is used to handle TPM-like functionality and also has quite a few additional features. Add a driver for this. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
由 Simon Glass 提交于
Add definitions for access and status. Need to drop the mixed case. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Add nodes to the device tree for Cr50 and other available I2C ports. Also enable the ACPI interrupt driver. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
ACPI GPEs are used to signal interrupts from peripherals that are accessed via ACPI. In U-Boot these are modelled as interrupts using a separate interrupt controller. Configuration is via the device tree. Add a simple driver for this. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
At present driver model supports the IRQ uclass but there is no way to request a particular interrupt for a driver. Add a mechanism, similar to clock and reset, to read the interrupts required by a device from the device tree and to request those interrupts. U-Boot itself does not have interrupt-driven handlers, so just provide a means to read and clear an interrupt. This can be useful to handle peripherals which must use an interrupt to determine when data is available, for example. Bring over the basic binding file as well, from Linux v5.4. Note that the older binding is not supported in U-Boot; the newer 'special form' must be used. Add a simple test of the new functionality. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Allow this driver to be used in TPL by setting up the interrupt type correctly. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Add an IRQ type to each driver and use irq_first_device_type() to find and probe the correct one. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
There can be different types of interrupt controllers in a system and some drivers may need to distinguish between these. In general this can be handled using the device tree by adding the interrupt information to device nodes. However on x86 devices we have interrupt controllers which are not tied to any particular device and not really used in U-Boot. These still need to be inited, so a convenient method is to give each controller a type and allow a particular controller type to be probed. Add support for this in sandbox along with a test. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com> [bmeng: remove the new bland line at EOF of test/dm/irq.c] Signed-off-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
These are actually working correctly, so update the status. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
This config is not actually used here and in U-Boot it seems better to set this using the device tree for each individual controller. The monolithic config of the FSP-S is only necessary if the FSP is actually configuring something, but here it is not. The FSP-S does enable/disable the various I2C ports. It might be nice to handle this using the okay/disabled property of each port, but that can be considered later. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Enable the Intel clock driver and modify coral's device tree to use it. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
So far we have avoided adding a clock driver for Intel devices. But the Designware I2C driver needs a different clock (133MHz) on Intel devices than on others (166MHz). Add a simple driver that provides this information. This driver can be expanded later as needed. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Now that we have uclass_first_device_drvdata(), use it from the I2C driver to reduce code duplication. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NHeiko Schocher <hs@denx.de> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
Now that we have uclass_first_device_drvdata(), use it from syscon to reduce code duplication. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
It is sometimes useful to find a device in a uclass using only its driver data. The driver data often indicates the 'subtype' of the device, e,g, via its compatible string. Add a function to handle this. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Simon Glass 提交于
At present we have uclass_foreach_dev() which requires that uclass_get() be called beforehand to find the uclass. This is good if we suspect that that function might fail, but often we know that the uclass is available. Add a new helper which does this uclass_get() automatically, so that only the uclass ID is needed. Signed-off-by: NSimon Glass <sjg@chromium.org> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Wolfgang Wallner 提交于
The Primary to Sideband Bridge (P2SB) is not specific to Apollo Lake, so move its driver to a common location within arch/x86. Signed-off-by: NWolfgang Wallner <wolfgang.wallner@br-automation.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
由 Anatolij Gustschin 提交于
This partially reverts changes by commit 2cc393f3 ("video: make BPP and ANSI configs optional") since it caused issues with other boards (missing LCD console output on pinebook, x86 platform or sandbox). Enable all disabled options again and opt out of not supported color depth in board defconfigs. Signed-off-by: NAnatolij Gustschin <agust@denx.de> Reported-by: NVagrant Cascadian <vagrant@debian.org>
-
由 Tom Rini 提交于
Rsync all defconfig files using moveconfig.py Signed-off-by: NTom Rini <trini@konsulko.com>
-
- 05 2月, 2020 3 次提交
-
-
https://gitlab.denx.de/u-boot/custodians/u-boot-fsl-qoriq由 Tom Rini 提交于
- Bug fixes on ls1012a, ls1021a, ls1028ardb platforms Integrate fspi for ls1028a, add DM-I2C support, update secure boot header offset
-
https://gitlab.denx.de/u-boot/custodians/u-boot-raspberrypi由 Tom Rini 提交于
- DFU support file operations lager then the default max size - add dfu support to dwc2 for bcm2835 - enable DFU for RPi4 - Fix RPi4 memory map to include the genet device - add driver for the genet ethernet device - enable network support in RPi4 config
-
https://gitlab.denx.de/u-boot/custodians/u-boot-x86由 Tom Rini 提交于
- Various minor fixes for x86 - Switch to ACPI mode on Intel edison - Support run-time configuration for NS16550 driver - Update coreboot and slimbootloader serial drivers to use NS16550 run-time configuration - ICH SPI driver fixes to hardware sequencing erase case - Move ITSS from Apollo Lake to a more generic location - Intel GPIO driver bug fixes - Move to vs2017-win2016 platform build host for Azure pipelines
-
- 04 2月, 2020 17 次提交
-
-
https://gitlab.denx.de/u-boot/custodians/u-boot-ti由 Tom Rini 提交于
- DFU boot support for J721e - I2C support for J721e - GPIO support for J721e - Android boot image updates on AM57XX - OMAP watchdog fixes
-
由 Heinrich Schuchardt 提交于
Inside Kconfig we must not use the CONFIG_ prefix with the imply statement. Fixes: 28e3c39e ("board: freescale: ls1012a2g5rdb: enable network support on ls1012a2g5rdb") Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Priyanka Singh 提交于
Updates the secure boot headers offsets of Kernel and other firmware images for SD and NOR boot sources used by esbc_validate command. Signed-off-by: NPriyanka Singh <priyanka.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Priyanka Singh 提交于
Updates the secure boot headers offsets of Kernel and other firmware images for SD and QSPI boot sources used by esbc_validate command. Signed-off-by: NPriyanka Singh <priyanka.singh@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Priyanka Singh 提交于
Updates the secure boot headers offsets of Kernel and other firmware images for SD and XSPI boot sources used by esbc_validate command. Signed-off-by: NPriyanka Singh <priyanka.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Priyanka Singh 提交于
Updates the secure boot headers offsets of Kernel and other firmware images used by esbc_validate command. Signed-off-by: NPriyanka Singh <priyanka.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Priyanka Singh 提交于
Updates the secure boot headers offsets of Kernel and other firmware images for SD and QSPI boot sources used by esbc_validate command. Signed-off-by: NPriyanka Singh <priyanka.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Alison Wang 提交于
The default reserved memory for CMA is high memory. If LPAE is enabled, highmem pages are non-remapped and can not be used with dma_alloc_coherent. This patch will reserve low memory for CMA and fix the issue on LS1021A. Signed-off-by: NPeng Ma <peng.ma@nxp.com> Signed-off-by: NShengzhou Liu <Shengzhou.Liu@nxp.com> Signed-off-by: NAlison Wang <alison.wang@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
This supports i2c DM and enables CONFIG_DM_I2C for SoC LS1021A Signed-off-by: NBiwen Li <biwen.li@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
This supports i2c DM and enables CONFIG_DM_I2C for SoC LS1012A Signed-off-by: NBiwen Li <biwen.li@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
The default value of CONFIG_SYS_MALLOC_F_LEN (0x400) leaves U-Boot with not enough memory to load i2c driver before relocate, causing it to hang. Change the default value of CONFIG_SYS_MALLOC_F_LEN for below SoCs, - LS1012A - LS1021A - LS1043A - LS1046A Signed-off-by: NBiwen Li <biwen.li@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
This adds DM_FLAG_PRE_RELOC flag to probe i2c driver before relocation Signed-off-by: NBiwen Li <biwen.li@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
Fix below SPL build error when DM_I2C is enabled, - arch/arm/cpu/armv8/built-in.o: In function `board_init_f: arch/arm/cpu/armv8/fsl-layerscape/spl.c:74: undefined reference to `i2c_init_all' arch/arm/cpu/armv8/fsl-layerscape/spl.c:74:(.text.board_init_f+0x30): relocation truncated to fit: R_AARCH64_CALL26 against undefined symbol `i2c_init_all' make[2]: *** [spl/u-boot-spl] Error 1 make[1]: *** [spl/u-boot-spl] Error 2 make: *** [sub-make] Error 2 arch/arm/cpu/armv8/fsl-layerscape/spl.c: In function 'board_init_f': arch/arm/cpu/armv8/fsl-layerscape/spl.c:74:2: warning: implicit declaration of function 'i2c_init_all'; did you mean 'misc_init_r'? [-Wimplicit-function-declaration]` Signed-off-by: NBiwen Li <biwen.li@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Biwen Li 提交于
Add support of driver model of pcf8563 Signed-off-by: NBiwen Li <biwen.li@nxp.com> Signed-off-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Enable FSPI controller support. So, flash environment can now be used Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Align flexspi node properties with linux device-tree properties Tested on LX2160A-RDB Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-
由 Kuldeep Singh 提交于
Align flexspi node properties with linux device-tree properties Tested on LS1028A-RDB Signed-off-by: NKuldeep Singh <kuldeep.singh@nxp.com> Reviewed-by: NPriyanka Jain <priyanka.jain@nxp.com>
-