ppc4xx: Reset and relock memory DLL after SDRAM_CLKTR change
After changing SDRAM_CLKTR phase value rerun the memory preload initialization sequence (INITPLR) to reset and relock the memory DLL. Changing the SDRAM_CLKTR memory clock phase coarse timing adjustment effects the phase relationship of the internal, to the PPC chip, and external, to the PPC chip, versions of MEMCLK_OUT. Signed-off-by: NAdam Graham <agraham@amcc.com> Signed-off-by: NVictor Gallardo <vgallardo@amcc.com> Signed-off-by: NStefan Roese <sr@denx.de>
Showing
想要评论请 注册 或 登录