提交 f0f1de75 编写于 作者: M Marek Vasut

clk: renesas: Add PLL1 and PLL3 dividers

Add and use the PLL1 and PLL3 dividers.
Signed-off-by: NMarek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
上级 8376e0e6
...@@ -200,9 +200,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk) ...@@ -200,9 +200,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk)
case CLK_TYPE_GEN3_PLL1: case CLK_TYPE_GEN3_PLL1:
rate = gen3_clk_get_rate64(&parent) * pll_config->pll1_mult; rate = gen3_clk_get_rate64(&parent) * pll_config->pll1_mult;
debug("%s[%i] PLL1 clk: parent=%i mul=%i => rate=%llu\n", rate /= pll_config->pll1_div;
debug("%s[%i] PLL1 clk: parent=%i mul=%i div=%i => rate=%llu\n",
__func__, __LINE__, __func__, __LINE__,
core->parent, pll_config->pll1_mult, rate); core->parent, pll_config->pll1_mult,
pll_config->pll1_div, rate);
return rate; return rate;
case CLK_TYPE_GEN3_PLL2: case CLK_TYPE_GEN3_PLL2:
...@@ -215,9 +217,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk) ...@@ -215,9 +217,11 @@ static u64 gen3_clk_get_rate64(struct clk *clk)
case CLK_TYPE_GEN3_PLL3: case CLK_TYPE_GEN3_PLL3:
rate = gen3_clk_get_rate64(&parent) * pll_config->pll3_mult; rate = gen3_clk_get_rate64(&parent) * pll_config->pll3_mult;
debug("%s[%i] PLL3 clk: parent=%i mul=%i => rate=%llu\n", rate /= pll_config->pll3_div;
debug("%s[%i] PLL3 clk: parent=%i mul=%i div=%i => rate=%llu\n",
__func__, __LINE__, __func__, __LINE__,
core->parent, pll_config->pll3_mult, rate); core->parent, pll_config->pll3_mult,
pll_config->pll3_div, rate);
return rate; return rate;
case CLK_TYPE_GEN3_PLL4: case CLK_TYPE_GEN3_PLL4:
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册