Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
OS
U-Boot.Mirror
提交
d0f30211
U
U-Boot.Mirror
项目概览
OS
/
U-Boot.Mirror
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
U
U-Boot.Mirror
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
d0f30211
编写于
9月 24, 2015
作者:
T
Tom Rini
浏览文件
操作
浏览文件
下载
差异文件
Merge
git://git.denx.de/u-boot-socfpga
上级
7bb839d6
aad604ae
变更
9
隐藏空白更改
内联
并排
Showing
9 changed file
with
28 addition
and
8 deletion
+28
-8
arch/arm/mach-socfpga/Kconfig
arch/arm/mach-socfpga/Kconfig
+2
-2
board/altera/arria5-socdk/MAINTAINERS
board/altera/arria5-socdk/MAINTAINERS
+2
-2
board/altera/cyclone5-socdk/MAINTAINERS
board/altera/cyclone5-socdk/MAINTAINERS
+2
-2
include/configs/socfpga_arria5_socdk.h
include/configs/socfpga_arria5_socdk.h
+4
-0
include/configs/socfpga_common.h
include/configs/socfpga_common.h
+0
-2
include/configs/socfpga_cyclone5_socdk.h
include/configs/socfpga_cyclone5_socdk.h
+4
-0
include/configs/socfpga_de0_nano_soc.h
include/configs/socfpga_de0_nano_soc.h
+4
-0
include/configs/socfpga_mcvevk.h
include/configs/socfpga_mcvevk.h
+6
-0
include/configs/socfpga_sockit.h
include/configs/socfpga_sockit.h
+4
-0
未找到文件。
arch/arm/mach-socfpga/Kconfig
浏览文件 @
d0f30211
...
...
@@ -50,8 +50,8 @@ config SYS_SOC
default "socfpga"
config SYS_CONFIG_NAME
default "socfpga_arria5" if TARGET_SOCFPGA_ARRIA5_SOCDK
default "socfpga_cyclone5" if TARGET_SOCFPGA_CYCLONE5_SOCDK
default "socfpga_arria5
_socdk
" if TARGET_SOCFPGA_ARRIA5_SOCDK
default "socfpga_cyclone5
_socdk
" if TARGET_SOCFPGA_CYCLONE5_SOCDK
default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
...
...
board/altera/arria5-socdk/MAINTAINERS
浏览文件 @
d0f30211
SOCFPGA BOARD
M: Dinh Nguyen <dinguyen@altera.com>
M: Dinh Nguyen <dinguyen@
opensource.
altera.com>
M: Chin-Liang See <clsee@altera.com>
S: Maintained
F: board/altera/arria5-socdk/
F: include/configs/socfpga_arria5.h
F: include/configs/socfpga_arria5
_socdk
.h
F: configs/socfpga_arria5_defconfig
board/altera/cyclone5-socdk/MAINTAINERS
浏览文件 @
d0f30211
SOCFPGA BOARD
M: Dinh Nguyen <dinguyen@altera.com>
M: Dinh Nguyen <dinguyen@
opensource.
altera.com>
M: Chin-Liang See <clsee@altera.com>
S: Maintained
F: board/altera/cyclone5-socdk/
F: include/configs/socfpga_cyclone5.h
F: include/configs/socfpga_cyclone5
_socdk
.h
F: configs/socfpga_cyclone5_defconfig
SOCRATES BOARD
...
...
include/configs/socfpga_arria5.h
→
include/configs/socfpga_arria5
_socdk
.h
浏览文件 @
d0f30211
...
...
@@ -59,6 +59,10 @@
#endif
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV 0
/* device 0 */
#define CONFIG_ENV_OFFSET 512
/* just after the MBR */
/* USB */
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
...
...
include/configs/socfpga_common.h
浏览文件 @
d0f30211
...
...
@@ -73,7 +73,6 @@
/*
* Cache
*/
#define CONFIG_SYS_ARM_CACHE_WRITEALLOC
#define CONFIG_SYS_CACHELINE_SIZE 32
#define CONFIG_SYS_L2_PL310
#define CONFIG_SYS_PL310_BASE SOCFPGA_MPUL2_ADDRESS
...
...
@@ -282,7 +281,6 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
#define CONFIG_SYS_CONSOLE_IS_IN_ENV
#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
#define CONFIG_SYS_CONSOLE_ENV_OVERWRITE
#define CONFIG_ENV_IS_NOWHERE
#define CONFIG_ENV_SIZE 4096
/*
...
...
include/configs/socfpga_cyclone5.h
→
include/configs/socfpga_cyclone5
_socdk
.h
浏览文件 @
d0f30211
...
...
@@ -59,6 +59,10 @@
#endif
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV 0
/* device 0 */
#define CONFIG_ENV_OFFSET 512
/* just after the MBR */
/* USB */
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
...
...
include/configs/socfpga_de0_nano_soc.h
浏览文件 @
d0f30211
...
...
@@ -55,6 +55,10 @@
#endif
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV 0
/* device 0 */
#define CONFIG_ENV_OFFSET 512
/* just after the MBR */
/* USB */
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
...
...
include/configs/socfpga_mcvevk.h
浏览文件 @
d0f30211
...
...
@@ -43,6 +43,12 @@
#define CONFIG_LOADADDR 0x01000000
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
/* Environment is in MMC */
#define CONFIG_ENV_OVERWRITE
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV 0
/* device 0 */
#define CONFIG_ENV_OFFSET 512
/* just after the MBR */
/* USB */
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
...
...
include/configs/socfpga_sockit.h
浏览文件 @
d0f30211
...
...
@@ -59,6 +59,10 @@
#endif
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV 0
/* device 0 */
#define CONFIG_ENV_OFFSET 512
/* just after the MBR */
/* USB */
#ifdef CONFIG_CMD_USB
#define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录