armv8/ls2080aqds: Update DDR settings for four chip-select case
When 4 chip-selects are used, vref should use range 1 and CDT uses 80 ohm,
and 2T timing is enabled.
Signed-off-by: NYork Sun <yorksun@freescale.com>
Showing
想要评论请 注册 或 登录